My Inquiry
My Account
Texas Instruments TPS61100PW
- Part No.:
- TPS61100PW
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS61100PW.pdf
- Description:
- IC REG DL BOOST/LNR SYNC 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,014
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS61100PW from Texas Instruments is a dual-output, single-cell synchronous boost converter with integrated 120 mA LDO. It operates from 0.8 V to 3.3 V input, delivers adjustable boost output up to 5.5 V and supports programmable LDO output, achieving 95% peak efficiency and 65 µA typical quiescent current. It is used in battery-powered portable devices requiring two regulated rails, such as digital still cameras and PDAs.
For engineers reviewing the TPS61100PW datasheet, TPS61100PW pinout, TPS61100PW application, or TPS61100PW equivalent, key selection considerations include its dual-rail capability, low-voltage start-up (0.85 V), auto-discharge function, and TSSOP-20 package with separate PGND/GND pins for noise-sensitive designs.
Technical Context
The TPS61100PW implements a fixed-frequency PWM controller with synchronous rectification using integrated N-channel and P-channel MOSFETs, enabling 95% efficiency and eliminating external Schottky diodes. Its dual-stage architecture integrates a boost converter (up to 5.5 V, 1500 mA peak switch current) and an independently enabled 120 mA LDO with adjustable or fixed output.
Control logic includes dedicated enable inputs (EN/ENPB), power-save mode (SKIPEN), auto-discharge (ADEN), and dual open-drain low-battery outputs (LBO1/LBO2) with three selectable thresholds (400/450/500 mV). The device features load disconnect during shutdown, antiringing SWN clamping, and overtemperature protection at 140°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 0.8 V to 3.3 V - enables operation down to near-dead single-cell NiMH/alkaline batteries |
| Boost Output Voltage | Adjustable up to 5.5 V - set via external resistor divider on FB pin with 500 mV reference |
| LDO Output Current | 120 mA max - sufficient for powering low-power microcontrollers or sensors from boost rail or battery |
| Peak Switch Current Limit | 1500 mA - constrains inductor and PCB trace sizing for reliable 600 mW+ boost output power |
| Quiescent Current | 65 µA typical total - minimizes battery drain in standby without compromising wake-up responsiveness |
| Oscillator Frequency | 320–800 kHz - balances EMI, inductor size, and light-load efficiency in continuous conduction mode |
| Auto-Discharge Resistance | 400 Ω - discharges output capacitors post-shutdown to prevent unintended MCU wake-up |
Pinout & Package
The TPS61100PW is housed in a 20-pin TSSOP (PW) package with exposed thermal pad, optimized for compact portable PCB layouts and thermal dissipation in battery-constrained environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT (Pin 1) | Main power input | Accepts 0.8–3.3 V battery source; feeds both boost stage and internal bias circuitry |
| EN (Pin 4) | Primary enable control | Active-high logic input; high = boost enabled, low = full shutdown with load disconnect |
| ADEN (Pin 5) | Auto-discharge enable | High = activates 400 Ω internal discharge path across VOUT to GND during shutdown |
| FB (Pin 20) | Boost feedback input | Monitors divided output voltage; referenced to 500 mV internal bandgap for precise regulation |
| VOUT (Pin 19) | Boost output | Delivers regulated DC output; requires external 22–100 µF low-ESR capacitor for stability |
| LDOIN (Pin 8) | LDO input supply | Can be connected to VOUT (for post-regulated rail) or directly to VBAT (for independent LDO source) |
| LDOOUT (Pin 9) | LDO output | Provides second regulated rail; output voltage set by LDOSENSE feedback or internal fixed value |
| PGOOD (Pin 15) | Power-good indicator | Open-drain output active-low when boost output deviates >8% from target - enables cascaded power sequencing |
| GND (Pin 10) | Signal ground | Reference for all control logic and error amplifiers; must be star-connected near PGND tie point |
| PGND (Pin 11) | Power ground | Return path for high-current boost switch and LDO; isolated from GND to prevent ground shift noise |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | Replaces lossy Schottky diode with integrated PMOS switch, enabling 95% peak efficiency and eliminating reverse recovery losses |
| Load disconnect during shutdown | Special high-side gate control isolates battery from VOUT, preventing parasitic discharge through backgate diode of PMOS |
| Dual low-battery comparator outputs | LBO1/LBO2 provide three-step battery voltage supervision (400/450/500 mV thresholds) with hysteresis for stable flagging |
| Integrated antiringing switch | Clamps SWN node to VBAT during discontinuous conduction mode, reducing radiated EMI without external snubbers |
| Pushbutton startup (ENPB) | Pin 3 accepts momentary low signal to initiate start-up even if EN is not yet asserted - simplifies mechanical power-button interface |
Applications
| Digital Still Camera Power System | PDA Dual-Rail Supply |
|---|---|
Use Scenario: Powers image sensor (3.3 V) and baseband processor (1.5 V) from single NiMH cell. IC Role / Device Role / Timing Role: Dual-output DC/DC regulator providing isolated, sequenced, and supervised rails. Use Value: Eliminates need for discrete boost + LDO + supervisor ICs; 65 µA quiescent current extends standby time between shots. | Use Scenario: Supplies 3.3 V main logic rail and 1.8 V I/O rail from alkaline AA battery pack. IC Role / Device Role / Timing Role: Primary power management IC delivering two independent, adjustable, and monitored outputs. Use Value: Auto-discharge ensures clean reset after power-off; PGOOD enables safe processor boot sequencing. |
| Internet Audio Player | Microcontroller-Based Sensor Node |
Use Scenario: Powers audio codec (3.3 V) and flash memory (1.8 V) from single-cell Li-ion or NiMH. IC Role / Device Role / Timing Role: Synchronous boost + LDO power subsystem with battery monitoring and low-noise regulation. Use Value: Low-EMI switching and integrated antiringing reduce audible noise in analog audio paths. | Use Scenario: Powers ultra-low-power MCU (1.8 V) and RF transceiver (3.3 V) from coin-cell or primary alkaline. IC Role / Device Role / Timing Role: Minimum-component, low-quiescent dual-rail solution with programmable low-battery warning. Use Value: 0.85 V start-up and 65 µA IQ allow operation until battery reaches end-of-life; LBO flags replace manual voltage checks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output boost converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61200DRCR | Single-output boost only (no integrated LDO); higher 2-MHz switching frequency; smaller 10-pin SON package | Requires external LDO for second rail; better suited for space-constrained, single-rail systems with higher-frequency EMI filtering needs | Select when dual-rail integration is unnecessary and board area is critical; verify external LDO meets current/voltage requirements |
| MAX17065ETE+ | Integrated dual LDOs instead of boost+LDO; no boost stage; fixed 3.3 V/1.8 V outputs; 16-pin TQFN | Only suitable where input voltage already exceeds required outputs (e.g., USB-powered systems); lacks battery-start capability | Choose only for fixed-input, fixed-output applications with no low-voltage battery start requirement |
Compared with TPS61100PW, TPS61200DRCR reduces component count for single-rail use but adds design complexity for dual-rail needs, while MAX17065ETE+ eliminates boost entirely-making it incompatible with sub-1.0 V battery start-up scenarios essential to TPS61100PW's target applications.
Availability
TPS61100PW is available at Aetrix Electronics and suitable for digital still cameras, PDAs, internet audio players, and microcontroller-based sensor nodes requiring stable component supply across extended production lifecycles.
Supply support for TPS61100PW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with decades of expertise in battery-powered system solutions.
The TPS6110x product line was designed specifically for single- or dual-cell portable electronics needing dual regulated outputs, low-voltage start-up, and integrated battery supervision - addressing core challenges in camera, PDA, and handheld audio markets.
FAQ
What is the minimum input voltage required to start up the TPS61100PW?
The TPS61100PW has a minimum start-up supply voltage of 0.85 V under typical conditions (RL ≥ 66 Ω, VOUT = 3.3 V). This allows reliable operation from nearly depleted single-cell NiMH or alkaline batteries. Once started, the device continues operating down to 0.8 V input. The undervoltage lockout prevents erratic behavior below ~0.7 V.
How does the auto-discharge function work on the TPS61100PW?
The TPS61100PW auto-discharge function activates when ADEN is pulled high, connecting an internal 400 Ω switch between VOUT and GND during shutdown. This safely discharges output capacitors to prevent unintended wake-up of downstream microcontrollers. Discharge time depends on output capacitance; for example, a 100 µF capacitor discharges to <10% in ~230 ms.
Can the TPS61100PW generate two independent output voltages simultaneously?
Yes, the TPS61100PW delivers two independent regulated outputs: a programmable boost output (up to 5.5 V) and a separately enabled 120 mA LDO output (0.9–3.6 V). The LDO can be powered from VOUT, VBAT, or another source, and its enable (LDOEN) and feedback (LDOSENSE) pins allow full control and adjustment independent of the boost stage.
What is the purpose of the separate GND and PGND pins on the TPS61100PW?
The TPS61100PW uses separate GND (Pin 10) and PGND (Pin 11) pins to isolate sensitive control circuitry ground from high-current power return paths. GND serves as the reference for FB, EN, and logic; PGND carries switch and LDO output currents. They must connect at a single point near the IC to prevent ground shift noise from coupling into regulation loops.
Does the TPS61100PW support power-save mode, and how is it enabled?
Yes, the TPS61100PW supports power-save mode to improve light-load efficiency. It is enabled by pulling SKIPEN (Pin 18) high. In this mode, the converter pulses only when output voltage drops below threshold, reducing switching losses. When SKIPEN is low, the device operates in fixed-frequency PWM mode for tighter regulation and lower ripple.
TPS61100PW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Topology:
- Step-Up (Boost) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 500kHz
- Voltage/Current - Output 1:
- 1.5V ~ 5.5V, 1.8A
- Voltage/Current - Output 2:
- 0.9V ~ 3.6V, 500mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 0.8V ~ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
TPS61100PW FAQ
1.How can I place an order for TPS61100PW through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS61100PW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS61100PW reliable?
The price and inventory of TPS61100PW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS61100PW is usually 5 days.
3.What payment methods are accepted for TPS61100PW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS61100PW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS61100PW?
TPS61100PW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS61100PW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS61100PW?
For technical support, including TPS61100PW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS61100PW requirements.
6.How does Aetrix verify that TPS61100PW is sourced from the original manufacturer or authorized distributors?
All TPS61100PW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS61100PW meets industry standards.
7.What is the process for return or replacement of TPS61100PW?
All TPS61100PW units undergo pre-shipment inspection (PSI). If there is an issue with TPS61100PW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS61100PW part is unused and in its original packaging.
Return procedure for TPS61100PW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS61100PW Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
