My Inquiry
My Account
Texas Instruments TPS61100PWG4
- Part No.:
- TPS61100PWG4
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS61100PWG4.pdf
- Description:
- IC REG DL BOOST/LNR SYNC 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,031
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS61100PWG4 from Texas Instruments is a dual-output, single-cell synchronous boost converter with integrated 120 mA LDO. It operates from 0.8 V to 3.3 V input, delivers adjustable boost output up to 5.5 V and supports programmable LDO output (0.9–3.6 V), achieving 95% peak efficiency and 65 µA total quiescent current. It is used in battery-powered portable electronics requiring two regulated rails - e.g., digital still cameras where the boost powers image sensor logic and the LDO supplies low-noise analog circuitry.
For engineers reviewing the TPS61100PWG4 datasheet, TPS61100PWG4 pinout, TPS61100PWG4 application, or TPS61100PWG4 equivalent, key selection considerations include its dual-rail capability, ultra-low start-up voltage (0.85 V), auto-discharge function for microcontroller reset integrity, and TSSOP-20 package with separate PGND/GND pins for EMI-sensitive designs.
Technical Context
The TPS61100PWG4 integrates a fixed-frequency (320–800 kHz) PWM-controlled synchronous boost stage with NMOS/PMOS switches and an independent LDO stage. Its control loop uses multiple feedforward inputs - VIN, VOUT, and NMOS switch voltage drop - enabling fast transient response without relying solely on error amplifier feedback.
It implements load disconnect during shutdown, 400 Ω auto-discharge switch, three-threshold low-battery detection (400/450/500 mV), and antiringing circuitry to suppress SW-node oscillation in discontinuous conduction mode. The device features separate enable inputs (EN, ENPB, LDOEN), open-drain PGOOD, and dual LBO outputs with programmable hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 0.8 V to 3.3 V - enables operation down to nearly-dead single-cell NiMH/NiCd or alkaline batteries. |
| Boost Output Voltage | Adjustable up to 5.5 V - set via external resistor divider on FB pin with 500 mV internal reference. |
| LDO Output Current | 120 mA max at VI ≥ 1.8 V - sufficient for powering low-power microcontrollers or analog sensors. |
| Peak Switch Current Limit | 1500 mA nominal - constrains inductor sizing and thermal design for typical 10 µH/22–100 µF configurations. |
| Quiescent Current | 65 µA total - minimizes battery drain in standby, critical for long shelf-life portable devices. |
| Efficiency | 95% peak - achieved via synchronous rectification and low RDS(ON) (180–300 mΩ) NMOS/PMOS switches. |
| Operating Temperature | –40°C to +85°C - qualified for industrial and consumer portable equipment environments. |
Pinout & Package
The TPS61100PWG4 is housed in a 20-pin TSSOP (PW) package with exposed thermal pad (package code PW). Pin functions are validated per TI SLVS411B datasheet, with dedicated PGND and GND pins to isolate power and signal grounds.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT (Pin 1) | Main supply input | Accepts 0.8–3.3 V battery source; feeds both boost and LDO stages. |
| EN (Pin 4) | Boost enable control | Active-high logic input; disables boost stage and isolates load from battery when low. |
| LDOEN (Pin 7) | LDO enable control | Independent active-high enable for LDO stage; allows staged power-up sequencing. |
| FB (Pin 20) | Boost output feedback | Connects to resistor divider for adjustable output; references internal 500 mV bandgap. |
| VOUT (Pin 19) | Boost output | Delivers regulated DC output up to 5.5 V; requires 22–100 µF low-ESR output capacitor. |
| LDOOUT (Pin 9) | LDO output | Provides second regulated rail (0.9–3.6 V); requires 1–2.2 µF ceramic output capacitor. |
| PGOOD (Pin 15) | Power-good indicator | Open-drain output asserts high-impedance when VOUT is within ±3% of target; enables downstream circuits. |
| GND (Pin 10) | Signal ground | Reference for all control logic; must be connected to PGND at single point near this pin. |
| PGND (Pin 11) | Power ground | Return path for high-current boost switching; separates noisy power return from sensitive logic ground. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | 95% peak efficiency enabled by integrated NMOS/PMOS switches replacing lossy Schottky diode. |
| Load disconnect on shutdown | Prevents battery drain by physically isolating output capacitors from VBAT using back-gate disconnection. |
| Auto-discharge function | 400 Ω internal switch discharges VOUT capacitor post-shutdown - ensures clean microcontroller reset. |
| Low-EMI antiringing switch | Clamps SW node to VBAT during DCM, suppressing radiated noise without external snubbers. |
| Dual low-battery outputs (LBO1/LBO2) | Three programmable thresholds (400/450/500 mV) provide discrete battery state flags for system monitoring. |
Applications
| Digital Still Camera | Handheld Medical Monitor |
|---|---|
Use Scenario: Powers CMOS image sensor (3.3 V) and analog front-end (1.8 V) from single NiMH cell. IC Role / Device Role / Timing Role: Dual-rail power manager providing isolated, sequenced, and monitored voltage domains. Use Value: Enables compact form factor by eliminating discrete LDO; auto-discharge prevents false wake-up from residual VOUT charge. |
Use Scenario: Supplies MCU core (3.3 V) and precision ADC reference (2.5 V) from primary alkaline battery. IC Role / Device Role / Timing Role: Primary power conversion and regulation IC with battery health monitoring. Use Value: LBI/LBO outputs trigger low-battery alerts before system brownout; 0.8 V start-up extends usable battery life. |
| Internet Audio Player | PDA System Power |
Use Scenario: Generates 3.3 V for DSP and 1.5 V for audio codec from single-cell NiCd pack. IC Role / Device Role / Timing Role: High-efficiency dual-output DC/DC converter with power-save mode. Use Value: SKIPEN-enabled power-save mode maintains >85% efficiency at 10 mA load, extending playback time. |
Use Scenario: Provides 3.3 V main rail and 1.8 V I/O rail for ARM-based PDA with touchscreen interface. IC Role / Device Role / Timing Role: Integrated power solution supporting pushbutton start-up (ENPB) and controlled shutdown. Use Value: ENPB pin enables instant-on functionality; PGOOD synchronizes processor boot sequence with stable VOUT. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output boost converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61220DRCT | Single-output boost only (no integrated LDO); 500 mA max output; 2.5 µA IQ; QFN-10 package. | Lacks second regulated rail - requires external LDO for dual-voltage systems. | Select when only one output is needed and ultra-low quiescent current is prioritized over integration. |
| MAX8627ETE+ | Dual-output boost + LDO; 300 mA LDO; 2.2 µA IQ; TQFN-16; supports Li-ion input (up to 5.5 V). | Higher input voltage range and LDO current, but no auto-discharge or antiringing features. | Choose for wider input compatibility (e.g., USB + battery hybrid) and higher LDO load demands. |
Compared with TPS61100PWG4, the TPS61220DRCT reduces integration and eliminates LDO-related design complexity but increases BOM count and layout area; the MAX8627ETE+ offers greater input flexibility and LDO drive strength but sacrifices battery-startup capability below 0.85 V and EMI mitigation features.
Availability
TPS61100PWG4 is available at Aetrix Electronics and suitable for digital still cameras, handheld medical monitors, internet audio players, and PDA systems requiring stable component supply across extended production lifecycles.
Supply support for TPS61100PWG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management ICs for portable and industrial applications.
The TPS6110x family was designed specifically for single- or dual-cell battery-powered portable electronics needing dual regulated outputs, ultra-low start-up voltage, and robust battery supervision - targeting camera, audio, and handheld computing markets.
FAQ
What is the minimum input voltage required for TPS61100PWG4 to start up?
The TPS61100PWG4 requires a minimum input voltage of 0.85 V (typical) to initiate startup under load conditions (RL ≥ 66 Ω at VOUT = 3.3 V). This ultra-low start-up threshold allows operation from deeply discharged single-cell NiMH or alkaline batteries. Once running, it sustains regulation down to 0.8 V input. The undervoltage lockout re-engages if VBAT drops below ~0.7 V during operation.
How does the auto-discharge function work in TPS61100PWG4?
The TPS61100PWG4 auto-discharge function activates when ADEN is pulled high, connecting an internal 400 Ω switch between VOUT and GND after shutdown. This safely discharges output capacitors to prevent unintended microcontroller wake-up or latch-up. Discharge time depends on capacitor value - e.g., a 47 µF cap discharges to <10% in ~150 ms. Setting ADEN low disables this feature.
Can TPS61100PWG4 generate two independent output voltages simultaneously?
Yes, the TPS61100PWG4 delivers two independent regulated outputs: a programmable boost output (up to 5.5 V) and a separately enabled LDO output (0.9–3.6 V). The LDO can be powered from VOUT, VBAT, or another source like USB. Each has dedicated enable pins (EN and LDOEN), allowing flexible power sequencing - for example, enabling the LDO only after PGOOD confirms stable boost output.
What is the purpose of separate GND and PGND pins on TPS61100PWG4?
The TPS61100PWG4 uses separate GND (Pin 10) and PGND (Pin 11) pins to isolate low-noise signal ground from high-current power ground. GND serves as the reference for all control circuitry (EN, FB, LDOEN), while PGND carries pulsed inductor return current. They must connect at a single point near the GND pin to prevent ground shift and minimize noise coupling into sensitive analog or feedback paths.
Does TPS61100PWG4 support power-save mode, and how is it enabled?
Yes, TPS61100PWG4 supports power-save mode to improve light-load efficiency. It is enabled by pulling SKIPEN high, causing the converter to pulse only when VOUT falls below a threshold, then return to sleep. This reduces switching losses at loads below ~20 mA. When SKIPEN is low, the device operates in forced PWM mode for lower output ripple and better transient response.
TPS61100PWG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Topology:
- Step-Up (Boost) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 500kHz
- Voltage/Current - Output 1:
- 1.5V ~ 5.5V, 1.8A
- Voltage/Current - Output 2:
- 0.9V ~ 3.6V, 500mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 0.8V ~ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
TPS61100PWG4 FAQ
1.How can I place an order for TPS61100PWG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS61100PWG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS61100PWG4 reliable?
The price and inventory of TPS61100PWG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS61100PWG4 is usually 5 days.
3.What payment methods are accepted for TPS61100PWG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS61100PWG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS61100PWG4?
TPS61100PWG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS61100PWG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS61100PWG4?
For technical support, including TPS61100PWG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS61100PWG4 requirements.
6.How does Aetrix verify that TPS61100PWG4 is sourced from the original manufacturer or authorized distributors?
All TPS61100PWG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS61100PWG4 meets industry standards.
7.What is the process for return or replacement of TPS61100PWG4?
All TPS61100PWG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS61100PWG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS61100PWG4 part is unused and in its original packaging.
Return procedure for TPS61100PWG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS61100PWG4 Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
