My Inquiry
My Account
Texas Instruments TPS61100PWR
- Part No.:
- TPS61100PWR
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS61100PWR.pdf
- Description:
- IC REG DL BOOST/LNR SYNC 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,768
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS61100PWR from Texas Instruments is a dual-output, single-cell synchronous boost converter with integrated 120 mA LDO, supporting 0.8 V–3.3 V input and adjustable boost output up to 5.5 V. It delivers 95% peak efficiency, features load disconnect during shutdown, auto-discharge (400 Ω internal switch), and low 65 µA quiescent current - enabling reliable power for battery-supervised portable systems like digital still cameras and PDAs.
For engineers reviewing the TPS61100PWR datasheet, TPS61100PWR pinout, TPS61100PWR application, or TPS61100PWR equivalent, key selection criteria include its dual-rail capability (boost + LDO), TSSOP-20 package constraints, 1800 mA peak switch current limit, and programmable low-battery detection thresholds (400/450/500 mV) tied to system-level power sequencing and microcontroller reset coordination.
Technical Context
The TPS61100PWR implements a fixed-frequency PWM controller with synchronous rectification (N+P MOSFETs), delivering regulated boost output via FB feedback and an independent LDO stage enabled by LDOEN. Its control architecture integrates feedforward compensation for input/output voltage and NMOS switch voltage drop, minimizing loop delay while maintaining ±3% total output accuracy.
It supports three distinct operational modes: normal PWM (via EN), pushbutton start-up (via ENPB), and power-save mode (via SKIPEN). Critical protection features include undervoltage lockout (~0.7 V), overtemperature shutdown (140 °C), and antiringing circuitry on SWN to suppress EMI in discontinuous conduction mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 0.8 V to 3.3 V - enables operation down to near-dead single-cell NiMH/alkaline batteries without external pre-bias. |
| Boost Output Voltage | Adjustable up to 5.5 V - set via external resistor divider on FB pin; reference voltage is 500 mV ±15 mV. |
| Peak Switch Current Limit | 1500 mA (typ) - constrains inductor and PCB trace sizing for 600 mW minimum output power in PW package. |
| LDO Output Current | 120 mA (min at VI ≥1.8 V) - sufficient for auxiliary rails like sensor bias or MCU I/O supply with ≤300 mV dropout. |
| Quiescent Current | 65 µA (typ total device) - ensures >1-year shelf life in always-on battery supervision applications. |
| Shutdown Current | 0.5 µA (max) - guarantees true load isolation and zero battery drain when EN = GND. |
| Oscillator Frequency | 320 kHz to 800 kHz - balances EMI, inductor size, and light-load efficiency across operating conditions. |
Pinout & Package
TPS61100PWR is housed in a 20-pin TSSOP (PW) package with exposed thermal pad (not electrically connected), optimized for compact portable PCB layouts. Pin functions are validated per TI SLVS411B datasheet, with dedicated PGND/GND separation to prevent ground shift under high switching currents.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT (Pin 1) | Main power input | Accepts 0.8–3.3 V battery source; feeds both boost and LDO stages; triggers UVLO below ~0.7 V. |
| EN (Pin 4) | Primary enable control | Active-high logic; asserts full device operation including LDO, boost, and LBI comparator when pulled to VBAT. |
| ADEN (Pin 5) | Auto-discharge enable | Enables 400 Ω internal discharge path from VOUT to GND during shutdown - critical for microcontroller reset assurance. |
| FB (Pin 20) | Boost output feedback | Connects to resistor divider; regulates output to 500 mV reference; sets accuracy and transient response bandwidth. |
| LDOEN (Pin 7) | LDO stage enable | Independent control of LDO; allows sequenced power-up (e.g., enable LDO only after PGOOD asserts). |
| PGOOD (Pin 15) | Boost output status flag | Open-drain output active low when VOUT deviates >8% from target - used for cascaded regulator enable or system fault signaling. |
| SWN (Pins 14, 16) | Boost switch node | Connects to external inductor; carries high di/dt; requires tight layout and antiringing clamp to VBAT. |
| GND (Pin 10) | Control ground | Reference for all logic and analog circuits; must be star-connected to PGND at single point near Pin 10. |
| PGND (Pin 11) | Power ground | Return path for boost switch and LDO output; separates high-current paths from sensitive control ground. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | 95% peak efficiency achieved via integrated N+P MOSFETs - eliminates Schottky losses and reduces thermal footprint. |
| Load disconnect during shutdown | Special high-side PMOS cathode disconnection prevents backfeed from VOUT to VBAT - no external reverse-blocking FET needed. |
| Programmable low-battery detection | Three user-selectable thresholds (400/450/500 mV) on LBI with 10 mV hysteresis - enables precise battery end-of-life signaling. |
| Integrated antiringing switch | Clamps SWN to VBAT during DCM - reduces radiated EMI without external snubbers or ferrite beads. |
| Pushbutton start-up support | ENPB pin allows momentary-GND activation - enables wake-from-sleep without persistent enable signal or external logic. |
Applications
| Digital Still Camera Power Management | PDA System Rail Generation |
|---|---|
|
Use Scenario: Single-cell alkaline/NiMH-powered camera requiring separate 3.3 V logic rail and 2.8 V sensor/flash rail. IC Role / Device Role / Timing Role: Dual-output DC/DC controller generating main system voltage (boost) and auxiliary sensor voltage (LDO) with coordinated sequencing. Use Value: Eliminates need for two discrete converters; auto-discharge ensures clean power-down of image sensor memory buffers. |
Use Scenario: Handheld PDA with microcontroller, touchscreen controller, and backlight driver - all demanding stable, low-noise supplies. IC Role / Device Role / Timing Role: Primary power IC providing regulated 3.3 V core rail (boost) and 1.8 V I/O rail (LDO) with PGOOD-controlled enable timing. Use Value: 65 µA quiescent current extends standby time; low-EMI switching avoids interference with RF or audio subsystems. |
| Internet Audio Player Supply | Microcontroller-Based Battery Supervisor |
|
Use Scenario: Portable MP3 player using single AA battery, requiring 3.3 V for codec/DSP and 1.5 V for memory interface. IC Role / Device Role / Timing Role: Dual-rail power source with adjustable boost output and fixed LDO output, managed via SKIPEN for dynamic efficiency scaling. Use Value: Power-save mode maintains >85% efficiency at 10 mA load - critical for extended playback between charges. |
Use Scenario: Industrial sensor node monitoring battery health and triggering alerts before deep discharge. IC Role / Device Role / Timing Role: Integrated supervisor combining boost regulation, LDO, and triple-threshold LBI/LBO comparators with open-drain outputs. Use Value: Programmable 400/450/500 mV thresholds allow precise battery state classification without external ADC or comparator. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output boost converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61088RHLR | Single-output, higher current (12 A), no integrated LDO; uses external feedback resistors only. | Requires separate LDO for second rail; better suited for high-power applications needing >1 A boost output. | Select when higher boost current or wider input range (2.7–12 V) is required - not a functional substitute for dual-rail integration. |
| MAX8646ETE+ | Dual-output with fixed 3.3 V/1.8 V outputs; no adjustable boost; lacks auto-discharge and programmable LBI thresholds. | Targeted at simpler embedded systems where rail voltages are static and battery supervision is handled externally. | Choose for cost-sensitive designs where flexibility (adjustability, discharge, LBI programming) is unnecessary and fixed outputs suffice. |
Compared with TPS61100PWR, TPS61088RHLR offers greater boost current but removes LDO integration and battery supervision, while MAX8646ETE+ simplifies design with fixed outputs but sacrifices configurability for battery-aware operation and system-level sequencing control.
Availability
TPS61100PWR is available at Aetrix Electronics and suitable for digital still cameras, PDAs, internet audio players, and microcontroller-based battery supervisors requiring stable component supply with long-term manufacturability and consistent parametric performance.
Supply support for TPS61100PWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management ICs for portable and battery-operated systems.
The TPS6110x product line was designed specifically for single- or dual-cell battery-powered devices needing dual regulated rails - emphasizing ultra-low quiescent current, robust battery supervision, and seamless integration of boost and LDO functions in minimal footprint.
FAQ
What is the minimum input voltage required for TPS61100PWR to start switching?
The TPS61100PWR requires a minimum input voltage of 0.85 V (typical) to initiate startup when the load resistance is ≥66 Ω and VOUT = 3.3 V. Below ~0.7 V, the undervoltage lockout circuit disables operation entirely to prevent malfunction. This enables reliable operation from deeply discharged single-cell alkaline or NiMH batteries. The TPS61100PWR remains functional down to 0.8 V once started.
Can TPS61100PWR generate two independent output voltages simultaneously?
Yes, the TPS61100PWR provides two independent regulated outputs: a programmable boost output (up to 5.5 V) and a separately enabled 120 mA LDO output (0.9–3.6 V). The LDO can be powered from either the boost output or directly from VBAT, and its enable pin (LDOEN) allows independent sequencing - for example, delaying LDO activation until after PGOOD confirms stable boost output.
How does the auto-discharge function work on TPS61100PWR, and when is it activated?
The auto-discharge function on TPS61100PWR activates when ADEN is pulled high, connecting an internal 400 Ω switch between VOUT and GND during shutdown. This discharges output capacitors to prevent unintended microcontroller wake-up or latch-up. It is disabled when ADEN is grounded. The TPS61100PWR's ADEN pin gives full system-level control over this behavior without requiring external components.
What package type and thermal characteristics apply to TPS61100PWR?
TPS61100PWR uses the 20-pin TSSOP (PW) package with an exposed thermal pad (non-functional). Its maximum junction temperature is 150 °C, with overtemperature protection triggering at 140 °C and 20 °C hysteresis. Thermal design must respect the separate PGND/GND layout rule - connecting both grounds at a single point near Pin 10 - to maintain stability and avoid ground bounce in the TPS61100PWR.
Does TPS61100PWR support power-save mode, and how is it configured?
Yes, TPS61100PWR supports power-save mode to improve light-load efficiency. It is enabled by pulling SKIPEN high, causing the device to pulse only when output voltage drops below threshold - reducing switching losses. When SKIPEN is grounded, the device operates in continuous PWM mode. This mode selection is fully supported in the TPS61100PWR and does not require external timing components.
TPS61100PWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Up (Boost) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 500kHz
- Voltage/Current - Output 1:
- 1.5V ~ 5.5V, 1.8A
- Voltage/Current - Output 2:
- 0.9V ~ 3.6V, 500mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 0.8V ~ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
TPS61100PWR FAQ
1.How can I place an order for TPS61100PWR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS61100PWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS61100PWR reliable?
The price and inventory of TPS61100PWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS61100PWR is usually 5 days.
3.What payment methods are accepted for TPS61100PWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS61100PWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS61100PWR?
TPS61100PWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS61100PWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS61100PWR?
For technical support, including TPS61100PWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS61100PWR requirements.
6.How does Aetrix verify that TPS61100PWR is sourced from the original manufacturer or authorized distributors?
All TPS61100PWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS61100PWR meets industry standards.
7.What is the process for return or replacement of TPS61100PWR?
All TPS61100PWR units undergo pre-shipment inspection (PSI). If there is an issue with TPS61100PWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS61100PWR part is unused and in its original packaging.
Return procedure for TPS61100PWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS61100PWR Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
