My Inquiry
My Account
Texas Instruments TPS61103PW
- Part No.:
- TPS61103PW
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS61103PW.pdf
- Description:
- IC REG DL BOOST/LNR SYNC 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,375
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS61103PW from Texas Instruments is a dual-output, single-cell synchronous boost converter with integrated 120 mA LDO. It delivers a fixed 3.3 V boost output and adjustable LDO output, operates from 0.8 V input, achieves 95% efficiency, and includes load disconnect, auto-discharge, power-good signaling, and low-battery detection - enabling compact power management in battery-powered portable electronics.
For engineers reviewing the TPS61103PW datasheet, TPS61103PW pinout, TPS61103PW application, or TPS61103PW equivalent, key selection criteria include its dual-rail capability (3.3 V + programmable LDO), TSSOP-20 package constraints, 1500 mA peak switch current limit, 65 µA quiescent current, and support for ultra-low-voltage start-up down to 0.85 V - critical for NiMH/NiCd and alkaline single-cell systems.
Technical Context
The TPS61103PW implements a fixed-frequency (320–800 kHz) PWM-controlled synchronous rectifier using integrated N- and P-channel MOSFETs, with peak-current limiting (1500 mA nominal) and antiringing circuitry to suppress SWN node oscillation. Its dual-stage architecture decouples the 3.3 V boost stage (FB-referenced, 500 mV internal reference) from the independently enabled LDO stage (LDOIN/LDOOUT/LDOSENSE).
Control logic integrates EN/ENPB for dual-enable modes, ADEN for capacitor auto-discharge (400 Ω internal switch), SKIPEN for power-save mode activation, and LBI/LBO1/LBO2 for three-threshold (400/450/500 mV) battery supervision - all operating under −40°C to 85°C ambient conditions with overtemperature protection at 140°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input voltage range | 0.8 V to 3.3 V - supports full discharge of single-cell NiMH/NiCd (0.9–1.6 V) and alkaline batteries without brownout |
| Boost output voltage | Fixed 3.3 V - eliminates external feedback resistors; regulated to ±3% accuracy over line/load/temperature |
| LDO output capability | Adjustable 0.9 V to 3.6 V - configured via external resistor divider on LDOSENSE; supports 120 mA max at VI ≥ 1.8 V |
| Peak switch current limit | 1500 mA - sets maximum inductor current and defines minimum inductance (4.7–10 µH) for stable operation |
| Quiescent current | 65 µA total device - enables >1-year shelf life in always-on battery supervision applications |
| Shutdown current | 0.5–5 µA - ensures negligible battery drain during storage or system sleep states |
| Oscillator frequency | 320–800 kHz - balances EMI performance and inductor size; fixed-frequency operation avoids subharmonic instability |
Pinout & Package
The TPS61103PW is housed in a 20-pin TSSOP (PW) package with exposed thermal pad (GND-connected), optimized for space-constrained portable PCB layouts. Pin functions are validated per TI SLVS411B datasheet Rev. April 2004.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT (Pin 1) | Main power input | Accepts 0.8–3.3 V; feeds both boost and LDO stages; undervoltage lockout triggers below ~0.7 V |
| EN (Pin 4) | Primary enable control | Active-high logic; high = boost enabled; low = full shutdown with load disconnect and zero IQ |
| ENPB (Pin 3) | Pushbutton start-up | Active-low; allows momentary button press to initiate start-up while EN remains high |
| VOUT (Pin 19) | Fixed 3.3 V output | Delivers up to 600 mW (at VBAT ≥ 1.5 V); requires 22–100 µF output capacitance |
| LDOIN (Pin 8) | LDO input source | Can be connected to VOUT (for regulated LDO rail) or directly to VBAT (for battery-backed LDO) |
| LDOOUT (Pin 9) | LDO regulated output | Programmable 0.9–3.6 V; 120 mA max; dropout <300 mV at 120 mA when VI ≥ 1.8 V |
| PGOOD (Pin 15) | Power status indicator | Open-drain output; asserts high-impedance when VOUT is within 92–95% of nominal - used to enable downstream circuits |
| ADEN (Pin 5) | Auto-discharge control | Enables 400 Ω internal discharge path across VOUT capacitor during shutdown - prevents MCU latch-up |
| LBI (Pin 2) | Battery sense input | Three-threshold comparator input (400/450/500 mV); requires external resistor divider to set battery cutoff voltage |
| LBO1/LBO2 (Pins 12/13) | Low-battery outputs | Open-drain flags indicating which threshold was crossed; combinable for single 500 mV trigger |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | 95% peak efficiency achieved via integrated N/P-MOSFET pair - eliminates Schottky losses and reduces thermal stress |
| Load disconnect during shutdown | Special high-side PMOS gate control isolates VOUT from VBAT - prevents battery drain and enables true zero-power-off state |
| Integrated antiringing switch | Clamps SWN node to VBAT during DCM - suppresses radiated EMI without external snubbers or ferrite beads |
| Independent LDO enable (LDOEN) | LDO can be powered from VOUT or VBAT and enabled separately - supports staggered power sequencing and fault containment |
| Programmable low-battery detection | Three user-selectable thresholds (400/450/500 mV) with 10 mV hysteresis - enables precise battery end-of-life signaling without external comparators |
Applications
| Digital Still Camera | Internet Audio Player |
|---|---|
Use Scenario: Powers image sensor (3.3 V) and audio codec (1.5 V or 1.8 V) from single NiMH cell. IC Role / Device Role / Timing Role: Dual-rail DC/DC converter providing isolated, regulated rails with independent enable/control. Use Value: Eliminates need for discrete boost + LDO solution; 65 µA quiescent current extends standby time between shots. | Use Scenario: Supplies DSP core (3.3 V) and memory interface (1.8 V) in flash-based MP3 player. IC Role / Device Role / Timing Role: Primary power management IC managing battery-to-system voltage translation and sequencing. Use Value: Auto-discharge (ADEN) clears VOUT after shutdown - ensures clean reset of DSP upon next power-on. |
| PDA System Power | Handheld Medical Monitor |
Use Scenario: Generates 3.3 V for main processor and 1.5 V for LCD bias from alkaline AA cell. IC Role / Device Role / Timing Role: Dual-output regulator with pushbutton start-up (ENPB) and battery supervision (LBI/LBO). Use Value: LBO1/LBO2 provide two-stage battery warning - alerts user at 1.23 V (LBO2 active) and 1.37 V (LBO1 active). | Use Scenario: Powers microcontroller (3.3 V) and analog front-end (1.8 V) in battery-operated vital signs monitor. IC Role / Device Role / Timing Role: Safety-critical power supervisor with undervoltage lockout, PGOOD confirmation, and thermal shutdown. Use Value: Overtemperature protection at 140°C and 0.5 µA shutdown current ensure reliable long-term operation in sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output boost converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61222DRCT | Single-output boost only (no integrated LDO); 500 mA max output; 2.5 V min input; 1.2 mm × 1.6 mm DFN | Lacks second regulated rail - requires external LDO for dual-voltage systems | Select when board space is critical and LDO can be added externally; not suitable as drop-in replacement |
| MAX8627ETE+ | Dual-output with fixed 3.3 V boost + fixed 1.8 V LDO; 1.8 V min input; 16-pin TQFN; no auto-discharge or LBO outputs | Fixed LDO voltage only; no programmable battery detection or capacitor discharge function | Choose for simplified design where 1.8 V LDO suffices and battery monitoring is handled elsewhere |
Compared with TPS61103PW, TPS61222DRCT saves area but adds BOM cost and complexity for dual-rail needs, while MAX8627ETE+ offers smaller footprint and simpler layout but sacrifices configurability and battery supervision features essential for long-life portable devices.
Availability
TPS61103PW is available at Aetrix Electronics and suitable for digital still cameras, internet audio players, PDAs, handheld medical monitors, and other portable equipment requiring stable component supply across extended temperature ranges and low-voltage battery operation.
Supply support for TPS61103PW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in battery-powered system solutions.
The TPS6110x product line was designed specifically for ultra-low-voltage, dual-rail power conversion in single- and dual-cell portable electronics - prioritizing efficiency, integration, and battery longevity over raw output power.
FAQ
What is the minimum input voltage required for TPS61103PW to start switching?
The TPS61103PW requires a minimum input voltage of 0.85 V (typical) to initiate start-up when load resistance is ≥66 Ω and VOUT = 3.3 V. Once running, it sustains operation down to 0.8 V. This ultra-low start-up threshold enables full utilization of single-cell NiMH/NiCd batteries throughout their discharge curve. The TPS61103PW incorporates undervoltage lockout that disables operation below ~0.7 V to prevent malfunction.
How does the auto-discharge function work on the TPS61103PW, and how is it controlled?
The TPS61103PW auto-discharge function activates an internal 400 Ω switch between VOUT and GND when ADEN is pulled high and the device enters shutdown. This discharges the output capacitor to prevent residual voltage from keeping downstream circuitry (e.g., microcontrollers) partially active. Discharge time depends on output capacitance value. When ADEN is grounded, the function is disabled. The TPS61103PW datasheet specifies this behavior explicitly for system-level power-state integrity.
Can the LDO output of the TPS61103PW be used independently of the boost stage?
Yes - the LDO stage of the TPS61103PW can be powered directly from VBAT (bypassing the boost converter) by connecting LDOIN to VBAT and asserting LDOEN high. In this configuration, the LDO delivers its programmed output (e.g., 1.5 V or 1.8 V) even if the boost stage is disabled. This capability allows flexible power sequencing and partial system operation during low-battery conditions where the boost output may no longer be viable. The TPS61103PW supports this mode per its functional description and terminal specifications.
What are the key differences between the TPS61103PW and the TPS61100PW?
The TPS61103PW provides a fixed 3.3 V boost output with an adjustable LDO, whereas the TPS61100PW offers both boost and LDO outputs as adjustable. Both share identical pinout, package (TSSOP-20), and core architecture. The TPS61103PW simplifies design for systems requiring 3.3 V main rail plus a variable auxiliary voltage, eliminating FB resistor selection. All electrical characteristics - including 95% efficiency, 1500 mA switch limit, and 65 µA quiescent current - are identical between the two variants per TI SLVS411B.
Does the TPS61103PW support power-save mode, and how is it enabled?
Yes, the TPS61103PW supports power-save mode to improve light-load efficiency. It is enabled by pulling SKIPEN high (to VBAT), causing the converter to pulse only when output voltage drops below a threshold, then return to sleep. When SKIPEN is grounded, the device operates in forced PWM mode. This mode reduces switching losses at low output currents - critical for extending battery life in intermittently active portable devices. The TPS61103PW datasheet confirms SKIPEN functionality and its impact on efficiency curves across load conditions.
TPS61103PW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Topology:
- Step-Up (Boost) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 500kHz
- Voltage/Current - Output 1:
- 3.3V, 1.8A
- Voltage/Current - Output 2:
- 0.9V ~ 3.6V, 500mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 0.8V ~ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
TPS61103PW FAQ
1.How can I place an order for TPS61103PW through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS61103PW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS61103PW reliable?
The price and inventory of TPS61103PW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS61103PW is usually 5 days.
3.What payment methods are accepted for TPS61103PW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS61103PW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS61103PW?
TPS61103PW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS61103PW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS61103PW?
For technical support, including TPS61103PW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS61103PW requirements.
6.How does Aetrix verify that TPS61103PW is sourced from the original manufacturer or authorized distributors?
All TPS61103PW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS61103PW meets industry standards.
7.What is the process for return or replacement of TPS61103PW?
All TPS61103PW units undergo pre-shipment inspection (PSI). If there is an issue with TPS61103PW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS61103PW part is unused and in its original packaging.
Return procedure for TPS61103PW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS61103PW Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
