Texas Instruments TPS61103PWR
- Part No.:
- TPS61103PWR
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS61103PWR.pdf
- Description:
- IC REG DL BOOST/LNR SYNC 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,953
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS61103PWR from Texas Instruments is a dual-output, single-cell synchronous boost converter with integrated 120 mA LDO. It delivers a fixed 3.3 V boost output and adjustable LDO output, operates from 0.8 V input, achieves 95% peak efficiency, and features load disconnect during shutdown - enabling reliable power management in battery-powered portable electronics such as digital still cameras and PDAs.
For engineers reviewing the TPS61103PWR datasheet, TPS61103PWR pinout, TPS61103PWR application, or TPS61103PWR equivalent, key selection considerations include its dual-rail capability (3.3 V + programmable LDO), ultra-low 65 µA quiescent current, auto-discharge function for microcontroller reset assurance, and TSSOP-20 package compatibility with space-constrained designs.
Technical Context
The TPS61103PWR implements a fixed-frequency (320–800 kHz) PWM-controlled synchronous rectifier using integrated N-channel and P-channel MOSFETs to achieve 95% efficiency. Its dual-stage architecture separates the boost converter (with 1500 mA peak switch current limit and 500 mV feedback reference) from an independently enabled LDO stage (120 mA, ±3% accuracy, 300 mV dropout at 120 mA).
Control logic includes dedicated EN/ENPB enable inputs, SKIPEN for power-save mode activation, ADEN for auto-discharge control, and dual open-drain LBO outputs with user-programmable thresholds (400/450/500 mV) referenced to LBI - all coordinated with overtemperature protection (140°C trip) and undervoltage lockout (~0.7 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 0.8 V to 3.3 V - supports operation down to near-dead single-cell alkaline/NiMH batteries. |
| Boost Output Voltage | Fixed 3.3 V - eliminates external feedback resistors; stable for powering core logic rails. |
| LDO Output Current | 120 mA max - sufficient for low-power peripherals like sensors or audio codecs without external regulators. |
| Peak Efficiency | 95% - achieved via synchronous rectification and low RDS(on) (180–300 mΩ) switches. |
| Quiescent Current | 65 µA typical total device - minimizes battery drain in standby, critical for long shelf-life devices. |
| Shutdown Current | 0.5–5 µA - ensures near-zero battery leakage when disabled, enabling true system-level power gating. |
| Oscillator Frequency | 320–800 kHz - balances EMI suppression and inductor size; supports discontinuous conduction mode with antiringing switch. |
Pinout & Package
The TPS61103PWR is housed in a 20-pin TSSOP (PW) package with exposed thermal pad (package code PW), measuring 6.5 mm × 4.4 mm × 1.2 mm, optimized for compact portable PCB layouts and thermal dissipation in battery-operated systems.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT (Pin 1) | Main power input | Accepts 0.8–3.3 V battery source; feeds both boost and LDO stages; enables UVLO at ~0.7 V. |
| EN (Pin 4) | Primary enable control | Active-high logic input; high = boost enabled; low = full shutdown with load disconnect and auto-discharge if ADEN = high. |
| ADEN (Pin 5) | Auto-discharge enable | High = activates internal 400 Ω discharge switch across VOUT to GND during shutdown; prevents microcontroller latch-up. |
| VOUT (Pin 19) | Boost output | Fixed 3.3 V regulated rail; capable of >600 mW output power at VBAT ≥1.5 V in PW package. |
| LDOIN (Pin 8) | LDO input source | Can be connected to VOUT (for post-regulated rail) or directly to VBAT (for independent LDO sourcing). |
| LDOOUT (Pin 9) | LDO regulated output | Adjustable 0.9–3.6 V output; 120 mA capability; ±3% accuracy; requires external resistor divider on LDOSENSE. |
| PGOOD (Pin 15) | Power-good indicator | Open-drain output asserting high impedance when VOUT is within 92–95% of nominal - used to sequence downstream circuitry. |
| GND (Pin 10) | Logic ground | Reference for all control circuitry; must be star-connected to PGND at single point near GND pin per layout guidelines. |
| PGND (Pin 11) | Power ground | Return path for high-current boost switch and LDO; separate from logic GND to prevent ground shift and noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | Replaces Schottky diode with low-RDS(on) PMOS switch, enabling 95% efficiency and eliminating reverse recovery losses. |
| Load disconnect during shutdown | Special backgate isolation circuit prevents battery-to-VOUT leakage, ensuring zero standby drain without external MOSFETs. |
| Integrated antiringing switch | Clamps SWN node to VBAT during DCM, suppressing voltage ringing and reducing radiated EMI by >10 dB in typical layouts. |
| Dual independent enable controls | EN (active-high) and ENPB (active-low pushbutton) allow flexible startup sequencing - e.g., momentary button wake-up without persistent logic hold. |
| Programmable low-battery detection | LBI/LBO1/LBO2 provide three threshold options (400/450/500 mV); enables precise battery state-of-charge monitoring with hysteresis. |
Applications
| Digital Still Camera Power System | PDA Core Logic Supply |
|---|---|
Use Scenario: Powers image sensor, flash LED driver, and SD card interface from single NiMH cell. IC Role / Device Role / Timing Role: Dual-rail regulator generating 3.3 V for MCU and adjustable LDO for sensor bias; PGOOD enables flash timing sync. Use Value: Enables full functionality down to 0.8 V battery voltage; auto-discharge ensures clean camera power-down without residual sensor corruption. | Use Scenario: Supplies 3.3 V main rail and 1.5 V I/O rail for ARM-based PDA with touch controller and backlight. IC Role / Device Role / Timing Role: Primary DC/DC converter with secondary LDO; ENPB allows button-initiated boot; LBO flags low battery before data loss. Use Value: Eliminates need for discrete LDO; 65 µA quiescent current extends standby time beyond 30 days on AA alkaline cells. |
| Internet Audio Player | Handheld Medical Monitor |
Use Scenario: Powers audio codec, NAND flash, and OLED display from two AAA alkaline cells. IC Role / Device Role / Timing Role: Boost stage supplies 3.3 V to codec and display; LDO provides clean 1.8 V for flash memory interface. Use Value: Fixed 3.3 V output simplifies BOM; SKIPEN-enabled power-save mode maintains >85% efficiency at 5 mA load for extended playback. | Use Scenario: Powers ECG front-end analog circuitry and low-power MCU from primary lithium coin cell. IC Role / Device Role / Timing Role: Regulates 3.3 V for MCU and 2.5 V (via LDO) for precision ADC reference; PGOOD validates supply before measurement cycle. Use Value: Ultra-low shutdown current (<5 µA) preserves battery life for multi-year implantable-grade field deployment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output boost converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61222DRCT | Single-output boost only (no integrated LDO); 500 mA output; 2.5–5.5 V input; 1.2 mm × 1.6 mm DFN package. | Requires external LDO for second rail; better suited for ultra-compact, single-rail designs where board area is more constrained than BOM count. | Select when only one regulated rail is needed and footprint is critical; not suitable as drop-in replacement for dual-rail use cases. |
| MAX17065ETA+ | Dual-output with fixed 3.3 V boost + fixed 1.2 V LDO; 1.8–5.5 V input; 2.5 µA quiescent current; 16-pin TQFN. | Offers lower IQ but fixed LDO voltage (no adjustability); lacks auto-discharge and LBO supervision features. | Prefer when lowest possible standby current is mandatory and LDO voltage is fixed at 1.2 V; verify LBO absence does not impact system battery monitoring. |
Compared with TPS61103PWR, TPS61222DRCT reduces solution size but increases component count and removes battery supervision, while MAX17065ETA+ lowers quiescent current significantly yet sacrifices LDO flexibility and safety features like auto-discharge - making TPS61103PWR optimal for cost-sensitive, feature-complete dual-rail portable designs.
Availability
TPS61103PWR is available at Aetrix Electronics and suitable for digital still cameras, PDAs, internet audio players, and handheld medical monitors requiring stable component supply across extended production lifecycles.
Supply support for TPS61103PWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in battery-efficient power conversion.
The TPS6110x product line was designed specifically for single- and dual-cell battery-powered portable electronics needing dual regulated rails, ultra-low IQ, and robust battery supervision - targeting applications where runtime, reliability, and integration density are critical.
FAQ
What is the fixed boost output voltage of the TPS61103PWR?
The TPS61103PWR provides a fixed 3.3 V boost output voltage - no external feedback resistors required. This is confirmed in the "AVAILABLE OUTPUT VOLTAGE OPTIONS" table of the datasheet, where TPS61103PW/RGE is explicitly listed with "3.3 V" for the DC/DC output and "Adjustable" for the LDO output. The fixed 3.3 V rail simplifies design and improves stability versus adjustable versions.
Does the TPS61103PWR include an integrated LDO, and what is its output capability?
Yes, the TPS61103PWR integrates a 120 mA low-dropout regulator with adjustable output (0.9–3.6 V). Its LDO stage accepts input from either VOUT or VBAT, features ±3% output accuracy, and maintains 300 mV dropout at full 120 mA load. The LDO is independently enabled via the LDOEN pin and uses the LDOSENSE pin for feedback - allowing precise regulation of a second system rail without external components.
How does the auto-discharge function work on the TPS61103PWR, and when is it activated?
The TPS61103PWR's auto-discharge function activates when the ADEN pin is driven high and the device enters shutdown (EN = low). An internal 400 Ω switch connects VOUT to GND, discharging output capacitors to prevent unintended microcontroller wake-up or memory retention. This behavior is documented in the "AUTO DISCHARGE" section and electrical characteristics table (auto-discharge switch resistance = 400 Ω), and is especially valuable in systems requiring deterministic power-down states.
What package type and pin count does the TPS61103PWR use?
The TPS61103PWR uses a 20-pin TSSOP package (package code PW), with dimensions 6.5 mm × 4.4 mm × 1.2 mm and thermal pad. Pinout is verified from the "PW PACKAGE (TOP VIEW)" diagram and "Terminal Functions" table, which lists 20 signal pins including VBAT, EN, ADEN, VOUT, LDOIN, LDOOUT, PGOOD, GND, and PGND. The "R" suffix denotes tape-and-reel packaging (2000 units/reel).
What is the minimum input voltage required for the TPS61103PWR to start up and maintain operation?
The TPS61103PWR starts up with as little as 0.85 V (typical) at VBAT under load (RL ≥ 66 Ω, VOUT = 3.3 V), and continues operating down to 0.8 V. Its undervoltage lockout disables operation below ~0.7 V to prevent malfunction. These values are specified in the "ELECTRICAL CHARACTERISTICS" table under "Input voltage for start-up" and "Input voltage once started", confirming suitability for deeply discharged single-cell alkaline or NiMH batteries.
TPS61103PWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Up (Boost) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 500kHz
- Voltage/Current - Output 1:
- 3.3V, 1.8A
- Voltage/Current - Output 2:
- 0.9V ~ 3.6V, 500mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 0.8V ~ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
TPS61103PWR FAQ
1.How can I place an order for TPS61103PWR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS61103PWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS61103PWR reliable?
The price and inventory of TPS61103PWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS61103PWR is usually 5 days.
3.What payment methods are accepted for TPS61103PWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS61103PWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS61103PWR?
TPS61103PWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS61103PWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS61103PWR?
For technical support, including TPS61103PWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS61103PWR requirements.
6.How does Aetrix verify that TPS61103PWR is sourced from the original manufacturer or authorized distributors?
All TPS61103PWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS61103PWR meets industry standards.
7.What is the process for return or replacement of TPS61103PWR?
All TPS61103PWR units undergo pre-shipment inspection (PSI). If there is an issue with TPS61103PWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS61103PWR part is unused and in its original packaging.
Return procedure for TPS61103PWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS61103PWR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

