My Inquiry
My Account
Texas Instruments TPS61103RGER
- Part No.:
- TPS61103RGER
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
TPS61103RGER.pdf
- Description:
- IC REG DL BOOST/LNR SYNC 24VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,807
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS61103RGER from Texas Instruments is a dual-output, single-cell synchronous boost converter with integrated 120 mA LDO. It delivers a fixed 3.3 V boost output and adjustable LDO output, operates from 0.8 V input, achieves up to 95% efficiency, and supports load disconnect, auto discharge, and low-battery supervision - enabling compact power architectures in battery-powered portable electronics.
For engineers reviewing the TPS61103RGER datasheet, TPS61103RGER pinout, TPS61103RGER application, or TPS61103RGER equivalent, key selection criteria include its dual-rail capability (3.3 V + programmable LDO), 24-pin QFN (RGE) package, 320–800 kHz fixed-frequency PWM control, 1500 mA peak switch current limit, and integrated antiringing switch for EMI reduction in space-constrained designs.
Technical Context
The TPS61103RGER implements a fixed-frequency, multiple feedforward PWM controller with synchronous rectification using integrated N- and P-channel MOSFETs. Its dual-stage architecture separates the boost converter (with FB feedback and PGOOD monitoring) from the independently enabled LDO (with LDOIN/LDOSENSE/LDOOUT terminals), allowing flexible rail sequencing and source selection (battery or boost output).
Control logic includes dedicated EN/ENPB enable inputs, SKIPEN for power-save mode activation, ADEN for auto-discharge control, and LBI-based low-battery detection with dual open-drain LBO1/LBO2 outputs. Overtemperature protection (140°C trip, 20°C hysteresis) and undervoltage lockout (~0.7 V) ensure robust operation across battery discharge profiles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 0.8 V to 3.3 V - enables operation down to near-dead alkaline/NiMH single-cell voltage, supporting extended runtime. |
| Boost Output Voltage | Fixed 3.3 V - eliminates external feedback resistors, simplifying layout and improving regulation stability. |
| LDO Output Current | 120 mA max at VI ≥ 1.8 V - sufficient for powering low-power microcontrollers, sensors, or interface ICs from boost rail or battery. |
| Oscillator Frequency | 320–800 kHz - balances EMI performance and inductor size; supports standard 4.7–10 µH boost inductors. |
| Peak Switch Current Limit | 1500 mA - sets maximum deliverable power (e.g., ~600 mW at 3.3 V with 1.5 V input), constraining inductor saturation design. |
| Total Quiescent Current | 65 µA typical - minimizes battery drain during light-load or standby operation in always-on portable systems. |
| Auto Discharge Resistance | 400 Ω - enables controlled discharge of output capacitors during shutdown, preventing unintended MCU wake-up. |
Pinout & Package
TPS61103RGER is housed in a thermally enhanced 24-pin QFN package (RGE), 4 mm × 4 mm × 0.8 mm, with exposed thermal pad (PGND-connected) for efficient heat dissipation in high-current boost applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT (Pin 22) | Main power input | Accepts 0.8–3.3 V battery source; connects to internal boost stage and LDO input path. |
| VOUT (Pins 19, 20) | Boost output | Delivers regulated 3.3 V; requires external 22–100 µF output capacitor for ripple suppression. |
| LDOIN (Pin 6) | LDO input supply | Can be connected to VOUT (for post-regulated rail) or directly to VBAT (for independent LDO sourcing). |
| LDOOUT (Pin 7) | LDO regulated output | Provides adjustable or fixed LDO voltage; requires 1–2.2 µF output capacitor per datasheet guidelines. |
| PGOOD (Pin 15) | Power-good indicator | Open-drain signal asserts high impedance when VOUT is within ±3% of 3.3 V - used for system enable sequencing. |
| EN (Pin 2) | Main enable control | Active-high logic; disables entire device and disconnects load from battery when low. |
| ADEN (Pin 3) | Auto-discharge enable | High = activates internal 400 Ω discharge switch on VOUT/LDOOUT during shutdown; critical for MCU reset integrity. |
| LBI (Pin 23) | Battery monitor input | Scales battery voltage via external divider to trigger LBO1/LBO2 at 400/450/500 mV thresholds - enables customizable low-battery warning. |
| PGND (Pins 9, 10) | Power ground return | Separate from logic GND (Pin 8); must connect to PCB ground plane at single point near GND pin to avoid noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | Replaces Schottky diode with integrated PMOS switch, achieving 95% peak efficiency and eliminating forward-voltage loss. |
| Load disconnect during shutdown | Special circuit isolates VOUT/LDOOUT from VBAT by disconnecting PMOS backgate cathode - prevents battery drain and ensures true zero-load state. |
| Integrated antiringing switch | Clamps SWN node to VBAT during discontinuous conduction mode, suppressing high-frequency ringing and reducing radiated EMI without external snubbers. |
| Dual independent enable paths | EN (active-high) and ENPB (active-low pushbutton) allow both software-controlled and hardware-initiated startup - supports momentary power-on functionality. |
| Programmable low-battery detection | Three selectable thresholds (400/450/500 mV) via LBI resistor divider drive two open-drain LBO outputs - enables multi-level battery state reporting without external comparators. |
Applications
| Digital Still Camera | Internet Audio Player |
|---|---|
Use Scenario: Powers image sensor (3.3 V) and audio codec (1.5–1.8 V) from single NiMH cell. IC Role / Device Role / Timing Role: Dual-rail power manager providing isolated, sequenced, and supervised voltage rails. Use Value: Eliminates need for discrete boost + LDO + supervisor ICs, reducing BOM count and PCB area by >40%. |
Use Scenario: Supplies DSP core (3.3 V) and memory interface (1.8 V) in flash-based audio player with pushbutton power-on. IC Role / Device Role / Timing Role: Primary DC/DC regulator with ENPB-triggered startup and PGOOD-synchronized peripheral enable. Use Value: Enables instant-on user experience while maintaining <65 µA quiescent current during deep sleep between playback sessions. |
| Handheld PDA | Medical Glucose Meter |
Use Scenario: Generates 3.3 V for LCD backlight driver and 1.5 V for microcontroller from alkaline AA cell. IC Role / Device Role / Timing Role: Compact dual-output converter with auto-discharge to ensure clean MCU reset upon battery removal. Use Value: Prevents residual charge on output caps from causing erratic boot behavior after battery swap - improves field reliability. |
Use Scenario: Powers precision analog front-end (3.3 V) and low-noise ADC reference (1.8 V) from single AAA battery. IC Role / Device Role / Timing Role: Low-EMI, low-quiescent power source with LBO-driven battery alert before measurement invalidation. Use Value: Maintains measurement accuracy down to 0.8 V input and provides unambiguous low-battery flag via LBO1/LBO2 logic states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output boost converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61222DRVR | Single-output boost only (no integrated LDO); 500 mA max output; 2.5–5.5 V input range. | Lacks second regulated rail - requires external LDO for dual-voltage systems, increasing component count and layout complexity. | Select when only one boosted rail is needed and lowest possible quiescent current (350 nA) is critical. |
| MAX8647ETE+ | Fixed 3.3 V boost + fixed 1.8 V LDO; 20-pin TQFN; no LBO outputs or auto-discharge function. | Provides simpler supervision (single threshold) and no programmable battery detection - less flexible for multi-level alerts. | Select when fixed dual-rail output suffices and LBO flexibility is unnecessary, favoring proven industrial qualification. |
Compared with TPS61103RGER, TPS61222DRVR requires external regulation for second rail and lacks battery supervision, while MAX8647ETE+ offers fixed LDO voltage and reduced monitoring capability - making TPS61103RGER optimal for designs needing programmable dual-rail control, precise battery state awareness, and auto-discharge safety.
Availability
TPS61103RGER is available at Aetrix Electronics and suitable for digital still cameras, internet audio players, handheld PDAs, and medical glucose meters requiring stable component supply across long production lifecycles and varying battery chemistries.
Supply support for TPS61103RGER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in battery-powered system solutions.
The TPS6110x family was designed specifically for ultra-low-input-voltage, dual-rail portable electronics - integrating boost conversion, LDO regulation, battery supervision, and EMI mitigation into a single compact package for space- and efficiency-critical applications.
FAQ
What is the minimum input voltage required for TPS61103RGER to start up?
The TPS61103RGER has a minimum start-up supply voltage of 0.85 V (typical) at 3.3 V output load, enabling operation from nearly depleted single-cell alkaline or NiMH batteries. This is achieved through optimized gate drive and low-threshold internal circuitry - critical for maximizing usable battery capacity in portable devices.
How does the auto-discharge function work in TPS61103RGER?
When ADEN is high, the TPS61103RGER activates an internal 400 Ω discharge switch between VOUT/LDOOUT and PGND during shutdown, actively draining output capacitors. This prevents residual voltage from keeping downstream MCUs or memory in undefined states - a key requirement for reliable power cycling in handheld instruments.
Can TPS61103RGER generate a 1.8 V LDO output?
Yes - the TPS61103RGER's LDO output is adjustable via external resistors on LDOSENSE and LDOOUT. Using Equation 2 from the datasheet, a 1.8 V LDO output is achievable with appropriate R4/R5 values (e.g., R4 = 200 kΩ, R5 ≈ 360 kΩ), matching common I/O voltage requirements in mixed-signal portable systems.
What is the purpose of the dual LBO outputs (LBO1 and LBO2) on TPS61103RGER?
The TPS61103RGER uses LBO1 and LBO2 to encode three distinct low-battery thresholds (400 mV, 450 mV, 500 mV) as binary states - enabling tiered battery warnings (e.g., "low", "critical", "shutdown imminent") without external logic. When tied together, they provide a single 500 mV threshold for simplified supervision.
Does TPS61103RGER support power-save mode, and how is it enabled?
Yes - TPS61103RGER enters power-save mode when SKIPEN is pulled high, reducing switching frequency at light loads to maintain high efficiency (e.g., >85% at 1 mA). This extends battery life in intermittently active devices like remote controls or sensor nodes without compromising transient response.
TPS61103RGER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Up (Boost) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 500kHz
- Voltage/Current - Output 1:
- 3.3V, 1.8A
- Voltage/Current - Output 2:
- 0.9V ~ 3.6V, 500mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 0.8V ~ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-VQFN (4x4)
TPS61103RGER FAQ
1.How can I place an order for TPS61103RGER through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS61103RGER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS61103RGER reliable?
The price and inventory of TPS61103RGER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS61103RGER is usually 5 days.
3.What payment methods are accepted for TPS61103RGER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS61103RGER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS61103RGER?
TPS61103RGER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS61103RGER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS61103RGER?
For technical support, including TPS61103RGER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS61103RGER requirements.
6.How does Aetrix verify that TPS61103RGER is sourced from the original manufacturer or authorized distributors?
All TPS61103RGER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS61103RGER meets industry standards.
7.What is the process for return or replacement of TPS61103RGER?
All TPS61103RGER units undergo pre-shipment inspection (PSI). If there is an issue with TPS61103RGER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS61103RGER part is unused and in its original packaging.
Return procedure for TPS61103RGER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS61103RGER Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
