My Inquiry
My Account
Texas Instruments TPS61107PWR
- Part No.:
- TPS61107PWR
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS61107PWR.pdf
- Description:
- IC REG DL BOOST/LNR SYNC 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,767
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS61107PWR from Texas Instruments is a dual-output, single-cell synchronous boost converter with integrated 120 mA LDO. It delivers adjustable 3.3 V boost output and fixed 1.8 V LDO output, operates down to 0.8 V input, achieves 95% peak efficiency, and features load disconnect during shutdown - ideal for battery-powered portable devices like digital still cameras and PDAs.
For engineers reviewing the TPS61107PWR datasheet, TPS61107PWR pinout, TPS61107PWR application, or TPS61107PWR equivalent, key selection considerations include its dual-rail capability (boost + LDO), ultra-low 65 µA quiescent current, programmable low-battery detection (LBI/LBO), auto-discharge function, and TSSOP-20 package compatibility with space-constrained handheld designs.
Technical Context
The TPS61107PWR implements a fixed-frequency (320–800 kHz) PWM-controlled synchronous rectifier using integrated N- and P-channel MOSFETs, enabling 95% efficiency and eliminating external Schottky diodes. Its dual-stage architecture separates boost regulation (with FB feedback and 500 mV reference) from independent LDO control (LDOEN-gated, 1.8 V fixed output).
Control logic integrates multiple protection and supervision functions: undervoltage lockout (~0.7 V), overtemperature shutdown (140 °C), antiringing switch for EMI reduction, and open-drain PGOOD signaling. The device supports pushbutton start-up (ENPB), power-save mode (SKIPEN), and auto-discharge (ADEN) via dedicated digital inputs tied to internal 400 Ω discharge switches.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 0.8 V to 3.3 V - enables operation across full discharge curve of single NiMH/NiCd or alkaline cell (0.9–1.6 V typical). |
| Boost Output Voltage | Fixed 3.3 V - stable rail for microcontrollers, sensors, or interface ICs without external resistor divider. |
| LDO Output Voltage | Fixed 1.8 V - low-noise, regulated secondary supply for memory, analog circuitry, or I/O domains requiring lower voltage. |
| Peak Efficiency | 95% - achieved via synchronous rectification and low RDS(on) (180–300 mΩ) switches, minimizing thermal stress in compact layouts. |
| Quiescent Current | 65 µA (typ) total - extends battery life in always-on or sleep-mode applications such as camera standby or sensor wake-up circuits. |
| Switch Current Limit | 1500 mA (typ) - supports ≥600 mW boost output power at VIN ≥1.5 V in PW package, sufficient for display backlight or RF transceiver biasing. |
| Operating Temperature | –40°C to +85°C - qualified for industrial and consumer portable equipment operating in variable ambient conditions. |
Pinout & Package
TPS61107PWR is housed in a 20-pin TSSOP (PW) package with 0.65 mm pitch, thermally enhanced for portable applications. Pin assignments are validated per TI SLVS411B datasheet Figure 4 (PW top view).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT (Pin 1) | Main power input | Accepts 0.8–3.3 V battery source; connects to internal UVLO, oscillator, and gate drivers. |
| EN (Pin 4) | Enable control | Active-high logic input; high = boost enabled, low = full shutdown with load disconnect and 0.5–5 µA ISHDN. |
| LDOEN (Pin 7) | LDO enable control | Independent active-high enable for 120 mA LDO; allows sequencing (e.g., enable LDO only after PGOOD assertion). |
| VOUT (Pin 19) | Boost output | Delivers regulated 3.3 V; requires external 22–100 µF output capacitor and 10 µH inductor for stability. |
| LDOOUT (Pin 9) | LDO output | Provides fixed 1.8 V; requires 1–2.2 µF ceramic output capacitor and supports up to 120 mA continuous load. |
| PGOOD (Pin 15) | Power-good indicator | Open-drain output asserting high impedance when VOUT is within ±3% of 3.3 V; used to enable downstream rails or processors. |
| ADEN (Pin 5) | Auto-discharge enable | High = activates internal 400 Ω discharge path across VOUT capacitor during shutdown, preventing residual voltage from holding MCU in undefined state. |
| SWN (Pins 14,16) | Boost switch node | Connects to inductor and internal synchronous NMOS/PMOS pair; requires careful layout to minimize EMI and ringing (antiringing switch active in DCM). |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | Replaces lossy Schottky diode with integrated PMOS switch, reducing conduction loss and enabling 95% peak efficiency at light-to-moderate loads. |
| Dual independent outputs | 3.3 V boost rail + 1.8 V LDO rail - eliminates need for second discrete regulator, simplifying BOM and PCB area in dual-voltage systems. |
| Load disconnect on shutdown | Special backgate isolation circuit prevents reverse current flow from VOUT to VBAT during EN = low, preserving battery charge over extended idle periods. |
| Programmable low-battery detection | LBI input with three selectable thresholds (400/450/500 mV) and dual open-drain LBO1/LBO2 outputs - enables precise battery state-of-charge monitoring without external comparators. |
| Antiringing switch | Clamps SWN node to VBAT during discontinuous conduction mode, suppressing high-frequency ringing and reducing radiated EMI by >10 dB in typical layouts. |
Applications
| Digital Still Camera | Handheld PDA |
|---|---|
Use Scenario: Powering image sensor, flash LED driver, and SD card interface from single NiMH cell. IC Role / Device Role / Timing Role: Dual-rail power manager generating 3.3 V for logic and 1.8 V for memory I/O, with PGOOD sequencing and LBO-triggered low-power mode entry. Use Value: Enables full system operation down to 0.8 V battery voltage while maintaining regulated outputs; auto-discharge ensures clean MCU reset upon shutdown. | Use Scenario: Supplying processor core, touchscreen controller, and USB PHY from alkaline AA battery pack. IC Role / Device Role / Timing Role: Primary DC/DC converter with integrated LDO, supporting pushbutton wake-up (ENPB), power-save mode (SKIPEN), and battery health monitoring (LBI/LBO). Use Value: Reduces component count vs. discrete boost + LDO solution; 65 µA quiescent current extends standby time beyond 30 days on two AA cells. |
| Internet Audio Player | Portable Medical Monitor |
Use Scenario: Delivering clean 3.3 V to audio codec and 1.8 V to NAND flash in MP3 player with OLED display. IC Role / Device Role / Timing Role: Dual-output regulator with low-noise LDO stage and EMI-suppressed switching; PGOOD enables audio subsystem only after stable rails. Use Value: Antiringing switch minimizes audible noise coupling into audio path; fixed 1.8 V LDO output eliminates resistor-divider tolerance errors in flash timing. | Use Scenario: Powering ECG front-end analog circuitry, microcontroller, and Bluetooth LE radio from primary lithium battery. IC Role / Device Role / Timing Role: Safety-critical power supervisor providing accurate low-battery warning (LBO1/LBO2 truth table), thermal shutdown, and load isolation during fault conditions. Use Value: Dual LBO outputs allow tiered alerting (e.g., LBO1 = "low battery", LBO2 = "critical battery") without firmware intervention; –40°C to +85°C rating ensures reliability in field-deployed units. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output boost converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61087DRCR | Single-output boost (up to 5.5 V), no integrated LDO; higher 2.5 A switch current; QFN-10 package. | Requires external LDO for second rail; better suited for high-current, single-rail applications like display biasing. | Select when only one regulated output is needed and higher peak current (>1.5 A) is required; not suitable as drop-in replacement for dual-rail use cases. |
| MAX8627ETE+ | Dual-output boost with 3.3 V/1.8 V fixed outputs; 1.2 MHz switching; TQFN-16 package; no LBI/LBO or auto-discharge. | Lacks battery supervision and safe shutdown features; optimized for compact size and higher frequency, not ultra-low IQ. | Choose for space-constrained designs where 65 µA quiescent current and battery monitoring are non-critical; verify thermal performance at 1.2 MHz in same layout. |
Compared with TPS61107PWR, TPS61087DRCR offers higher current headroom but requires added components for dual-rail operation, while MAX8627ETE+ reduces footprint at the cost of missing critical battery management functions - making TPS61107PWR uniquely balanced for portable systems needing integrated supervision and dual regulated outputs.
Availability
TPS61107PWR is available at Aetrix Electronics and suitable for digital still cameras, handheld PDAs, internet audio players, portable medical monitors, and other battery-powered portable electronics requiring stable dual-rail power supply with low quiescent current and integrated battery supervision.
Supply support for TPS61107PWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and personal electronics markets.
The TPS6110x product line was designed specifically for single- or dual-cell battery-powered portable devices requiring efficient dual-output power conversion with integrated supervision, sequencing, and safety features - addressing the needs of compact, long-life consumer and medical electronics.
FAQ
What is the fixed LDO output voltage of the TPS61107PWR?
The TPS61107PWR provides a fixed 1.8 V LDO output. This value is factory-programmed and does not require external resistors for configuration. The LDO delivers up to 120 mA with ±3% total accuracy and supports input voltages from 1.5 V to 7 V, making it suitable for deriving a stable low-voltage rail from either the boost output or directly from the battery. The TPS61107PWR datasheet specifies this as a key differentiator from other variants in the family (e.g., TPS61106 offers 1.5 V LDO output).
Does the TPS61107PWR support automatic discharge of output capacitors during shutdown?
Yes, the TPS61107PWR supports automatic discharge via the ADEN pin. When ADEN is driven high, an internal 400 Ω switch connects VOUT to GND during shutdown, discharging the output capacitor. This prevents residual voltage from keeping downstream circuitry (e.g., microcontrollers) in an undefined or partially powered state. The TPS61107PWR discharge time depends on output capacitance - for example, a 47 µF capacitor discharges to <10% in ~2.3 ms. Disabling ADEN (pulling low) retains stored energy for fast wake-up.
What package type is used for the TPS61107PWR, and what are its thermal characteristics?
The TPS61107PWR uses a 20-pin TSSOP (PW) package with 0.65 mm lead pitch and exposed thermal pad (not electrically connected). Its thermal resistance θJA is 110°C/W (JEDEC standard board), and maximum junction temperature is 150°C. Overtemperature protection triggers at 140°C with 20°C hysteresis, forcing shutdown until cooling occurs. The TPS61107PWR's TSSOP-20 footprint is compatible with standard reflow profiles and supports manual soldering; thermal design should prioritize copper pour under the exposed pad (if used per TI layout guidelines) and minimize trace length on SWN and PGND nodes.
How does the low-battery detection work on the TPS61107PWR, and what are the threshold options?
The TPS61107PWR implements a programmable low-battery detector using the LBI input and dual open-drain LBO1/LBO2 outputs. Three internal thresholds - 400 mV, 450 mV, and 500 mV - are compared against a scaled-down battery voltage (via external resistor divider on LBI). The LBO outputs encode the result as a 2-bit truth table: e.g., LBO1 = low and LBO2 = high indicates battery voltage between 450–500 mV. The TPS61107PWR LBI pin includes 10 mV hysteresis to prevent chatter near thresholds. If only one flag is needed, LBO1 and LBO2 can be tied together for a single 500 mV threshold.
Can the TPS61107PWR operate from a single alkaline cell, and what is its minimum start-up voltage?
Yes, the TPS61107PWR is explicitly designed for single alkaline, NiMH, or NiCd cells. Its minimum start-up voltage is 0.85 V (typical) at 3.3 V output with 66 Ω load, and it sustains regulation down to 0.8 V input. This allows full utilization of the alkaline cell's discharge curve (1.5 V → 0.8 V), extending usable battery life beyond competing converters with higher UVLO thresholds. The TPS61107PWR maintains 95% efficiency even at 1.0 V input and 100 mA load, as verified in TI's Figure 6 efficiency curves.
TPS61107PWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Up (Boost) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 500kHz
- Voltage/Current - Output 1:
- 3.3V, 1.8A
- Voltage/Current - Output 2:
- 1.8V, 500mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 0.8V ~ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
TPS61107PWR FAQ
1.How can I place an order for TPS61107PWR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS61107PWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS61107PWR reliable?
The price and inventory of TPS61107PWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS61107PWR is usually 5 days.
3.What payment methods are accepted for TPS61107PWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS61107PWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS61107PWR?
TPS61107PWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS61107PWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS61107PWR?
For technical support, including TPS61107PWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS61107PWR requirements.
6.How does Aetrix verify that TPS61107PWR is sourced from the original manufacturer or authorized distributors?
All TPS61107PWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS61107PWR meets industry standards.
7.What is the process for return or replacement of TPS61107PWR?
All TPS61107PWR units undergo pre-shipment inspection (PSI). If there is an issue with TPS61107PWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS61107PWR part is unused and in its original packaging.
Return procedure for TPS61107PWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS61107PWR Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
