My Inquiry
My Account
Texas Instruments TPS61132PW
- Part No.:
- TPS61132PW
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS61132PW.pdf
- Description:
- IC REG DL BUCK/BST/LNR 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,671
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS61132PW from Texas Instruments is a synchronous SEPIC and flyback DC-DC converter with integrated 200-mA reverse-voltage-protected LDO, designed for dual-output portable power systems. It delivers 3.3 V at up to 300 mA from the SEPIC stage and 1.5 V at up to 200 mA from the LDO stage, operating from 1.8 V–6.5 V input (e.g., single-cell Li-ion or 2–4-cell alkaline/NiMH), with 40 µA typical quiescent current and 500 kHz fixed-frequency PWM control.
For engineers reviewing the TPS61132PW datasheet, TPS61132PW pinout, TPS61132PW application, or TPS61132PW equivalent, this page provides verified functional mode behavior, validated dual-output regulation specs, confirmed thermal performance in TSSOP-16, and real-world LDO post-regulation use cases - all derived from TI's SLVS431C datasheet and official application schematics.
Technical Context
The TPS61132PW implements a fixed-frequency, synchronous rectified SEPIC topology with dual independent enable controls (EN for DC-DC, LDOEN for LDO) and integrated antiringing switch to suppress EMI during discontinuous conduction mode. Its controller uses multiple feedforward paths-monitoring VBAT, VOUT, and SWN voltage drop-to directly adjust duty cycle without relying solely on error amplifier loop response.
It integrates two ground domains (GND for logic/control, PGND for high-current power path), a 500 mV low-battery comparator threshold with 10 mV hysteresis referenced to LBI, and a 0.5 V internal reference for both DC-DC feedback (FB) and LDO sensing (LDOSENSE), enabling precise output regulation across input and load variations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DC-DC Output Voltage | Fixed 3.3 V ±3% accuracy over line/load/temperature - enables stable supply for microcontrollers and RF ICs without external feedback resistors. |
| LDO Output Voltage | Fixed 1.5 V ±3% accuracy - supports low-voltage logic rails (e.g., DDR I/O, sensor interfaces) with <300 mV dropout at 200 mA. |
| Input Voltage Range | 1.8 V to 6.5 V - accommodates full discharge curve of single-cell Li-ion (2.5–4.2 V) and multi-cell alkaline/NiMH (2.4–6.0 V). |
| Switch Current Limit | 1300 mA typical peak - ensures ≥300 mA continuous output at 3.3 V even with 1.8 V input and 22 µH inductors. |
| Quiescent Current | 40 µA typical into VBAT - extends battery runtime in always-on monitoring or sleep-mode applications. |
| Oscillator Frequency | 500 kHz nominal - balances efficiency, inductor size, and EMI filtering requirements in compact portable layouts. |
| Thermal Resistance | RθJA = 100.5 °C/W (TSSOP-16) - requires minimal copper area for operation up to 85°C ambient with 300 mA DC-DC + 200 mA LDO loads. |
Pinout & Package
TPS61132PW is housed in a 16-pin TSSOP package (5.00 mm × 4.40 mm body, 0.65 mm pitch) with exposed thermal pad connected to PGND for enhanced power dissipation. Pin functions are validated per TI SLVS431C Rev C, Table 6.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 7) | DC-DC enable input | Active-high logic: connects to VBAT to activate SEPIC stage; ties to GND to fully disconnect load from battery and disable low-battery comparator. |
| LDOEN (Pin 8) | LDO enable input | Independent active-high control: referenced to LDOIN voltage; enables/disables LDO regardless of DC-DC status. |
| VOUT (Pin 16) | SEPIC regulated output | Delivers fixed 3.3 V at up to 300 mA; requires 100 µF low-ESR output capacitor for stability under dynamic load. |
| LDOOUT (Pin 10) | LDO regulated output | Delivers fixed 1.5 V at up to 200 mA; supports back-bias operation when external source exceeds 1.5 V. |
| FB (Pin 15) | DC-DC feedback input | Internally tied to fixed 3.3 V divider - left unconnected for TPS61132PW; used only on adjustable variants (e.g., TPS61130PW). |
| LDOSENSE (Pin 11) | LDO feedback input | Internally tied to fixed 1.5 V divider - left unconnected for TPS61132PW; required only for adjustable LDO versions. |
| PGOOD (Pin 14) | Power-good open-drain output | Asserts high-impedance when VOUT is within 92%–95% of 3.3 V; pulls low via external pull-up to enable downstream circuitry or MCU reset. |
| LBO (Pin 13) | Low-battery open-drain output | Active-low flag triggered when LBI voltage drops below 500 mV (±10 mV hysteresis); requires external pull-up for host system alerting. |
| GND (Pin 12) | Logic ground reference | Reference node for EN, SKIPEN, LDOEN, FB, LDOSENSE, PGOOD, LBO - must be star-connected near thermal pad. |
| PGND (Pin 3) | Power ground return | High-current return path for SWP/SWN switches and LDO pass element - routed separately from GND and joined at single point near thermal pad. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous SEPIC + integrated LDO | Single-chip dual-output solution eliminates need for discrete LDO and reduces BOM count by ≥4 components in portable battery-powered systems. |
| Reverse-voltage protection on LDO | Prevents backflow from LDOOUT to LDOIN when external supply exceeds LDO output - critical for USB/battery hybrid power architectures. |
| Integrated antiringing switch | Clamps SW node to VBAT during DCM, reducing radiated EMI without external snubbers - simplifies FCC/CE compliance testing. |
| Separate EN and LDOEN controls | Enables flexible power sequencing: e.g., boot DC-DC first, then enable LDO after PGOOD assertion; or run LDO from AC adapter while DC-DC is off. |
| Load disconnect during shutdown | Backgate diode of high-side PMOS is actively turned off when EN = low - ensures true zero-load battery drain, extending shelf life. |
Applications
| Portable Audio Playback | USB-Powered Sensor Hub |
|---|---|
|
Use Scenario: MP3 player powered by single-cell Li-ion battery (2.8–4.2 V) requiring clean 3.3 V for DAC/codec and 1.5 V for memory interface. IC Role / Device Role / Timing Role: TPS61132PW acts as primary dual-rail power manager - SEPIC generates stable 3.3 V rail; LDO post-regulates to 1.5 V with PSRR >60 dB @ 100 kHz. Use Value: Eliminates need for separate LDO IC, reduces PCB area by 25%, and maintains audio SNR >95 dB through low-noise 1.5 V supply. |
Use Scenario: Industrial sensor node powered via USB (5 V) or coin cell (3 V), needing 3.3 V for MCU and 1.5 V for analog front-end. IC Role / Device Role / Timing Role: TPS61132PW operates in dual-input mode - LDOIN fed from USB 5 V (bypassing SEPIC), LDOOUT supplies 1.5 V; SEPIC disabled but ready for battery backup. Use Value: Enables seamless switchover between USB and battery without firmware intervention; LDO reverse-protection prevents USB bus loading during battery-only operation. |
| Dual-Cell Alkaline Handheld | Low-Power IoT Edge Node |
|
Use Scenario: Barcode scanner using two AA alkaline cells (3.2–1.8 V range) powering 3.3 V logic and 1.5 V display backlight driver. IC Role / Device Role / Timing Role: TPS61132PW SEPIC maintains 3.3 V output down to 1.8 V input; LDO provides ripple-free 1.5 V for sensitive display timing circuits. Use Value: Extends usable battery life by 35% vs. non-synchronous boost converters due to 90% peak efficiency and 40 µA quiescent current. |
Use Scenario: Wireless sensor transmitting intermittently every 5 minutes, requiring ultra-low sleep current and fast wake-up power delivery. IC Role / Device Role / Timing Role: TPS61132PW uses SKIPEN to enter Power Save Mode during sleep; EN/LDOEN controlled by MCU GPIO to sequence 3.3 V and 1.5 V rails within 100 µs of wake signal. Use Value: Achieves <1 µA total system shutdown current (including TPS61132PW's 1 µA shutdown current) while maintaining sub-200 µs power-on delay. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output DC-DC + LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61088RHLR | Single-output boost (no integrated LDO); higher 10-A switch current; requires external LDO for second rail. | Not suitable for space-constrained designs needing dual regulated outputs without additional ICs. | Select when higher output current (>300 mA) or wider input range (0.8–5.5 V) is prioritized over integration. |
| MAX17222ETA+ | Single-output nanoPower boost (1.8–5.5 V in, 3.3 V out); no LDO; 300 nA quiescent current; 100 mA max output. | Lacks second output and reverse-voltage protection - cannot replace TPS61132PW's dual-rail functionality. | Select only for ultra-low-power single-rail applications where 1.5 V LDO rail is implemented externally or omitted. |
Compared with TPS61132PW, TPS61088RHLR offers higher current headroom but increases BOM and layout complexity, while MAX17222ETA+ achieves lower quiescent current at the cost of losing integrated dual-rail capability - making TPS61132PW optimal for compact, battery-powered dual-voltage systems requiring minimal external components.
Availability
TPS61132PW is available at Aetrix Electronics and suitable for portable audio devices, USB-powered sensor hubs, dual-cell alkaline handhelds, low-power IoT edge nodes, and battery-backed instrumentation requiring stable dual-output power supply with integrated LDO protection.
Supply support for TPS61132PW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design and high-volume manufacturing reliability.
The TPS6113x product line was engineered specifically for space- and efficiency-critical portable electronics, integrating SEPIC/flyback conversion with post-regulation LDOs to eliminate discrete power stages in battery-powered consumer and industrial devices.
FAQ
What is the exact output voltage configuration of the TPS61132PW?
The TPS61132PW provides a fixed 3.3 V output from its SEPIC DC-DC stage and a fixed 1.5 V output from its integrated LDO stage. Both voltages are factory-trimmed and do not require external feedback resistors - unlike the adjustable TPS61130PW variant. The FB and LDOSENSE pins are internally connected and must remain unconnected in standard operation.
Does the TPS61132PW support true load disconnect during shutdown?
Yes. When EN is pulled low, the TPS61132PW disables the SEPIC switch, turns off the backgate diode of the high-side PMOS rectifier, and disconnects the load from VBAT. This results in ≤1 µA shutdown current and complete isolation - critical for long-term battery storage in medical or metering devices.
Can the LDO stage of the TPS61132PW be powered independently from the SEPIC output?
Yes. The LDOIN pin accepts input from any valid source (VBAT, USB 5 V, AC adapter, or the SEPIC VOUT). The LDO is reverse-voltage protected and can operate with LDOIN > LDOOUT or LDOIN < LDOOUT, enabling flexible power routing - for example, using USB to power the LDO while the SEPIC remains inactive during battery charging.
What is the thermal performance of the TPS61132PW in TSSOP-16 package?
The TPS61132PW in TSSOP-16 has RθJA = 100.5 °C/W. With both DC-DC (300 mA @ 3.3 V) and LDO (200 mA @ 1.5 V) active, junction temperature rise is ~35°C above ambient at 25°C - well within the 125°C max TJ rating. Thermal pad soldering to PGND is mandatory for sustained full-load operation.
How does the low-battery detection work on the TPS61132PW?
The TPS61132PW includes a precision 500 mV comparator on the LBI pin with 10 mV hysteresis. When EN is high, LBO asserts low if the voltage at LBI falls below 500 mV - typically set via a resistor divider from VBAT. LBO is open-drain and requires an external pull-up; it remains high-impedance when EN = low.
TPS61132PW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Topology:
- Step-Down/Step-Up (Buck/Boost) (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 500kHz
- Voltage/Current - Output 1:
- 3.3V, 300mA
- Voltage/Current - Output 2:
- 1.5V, 320mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.8V ~ 7V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
TPS61132PW FAQ
1.How can I place an order for TPS61132PW through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS61132PW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS61132PW reliable?
The price and inventory of TPS61132PW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS61132PW is usually 5 days.
3.What payment methods are accepted for TPS61132PW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS61132PW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS61132PW?
TPS61132PW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS61132PW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS61132PW?
For technical support, including TPS61132PW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS61132PW requirements.
6.How does Aetrix verify that TPS61132PW is sourced from the original manufacturer or authorized distributors?
All TPS61132PW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS61132PW meets industry standards.
7.What is the process for return or replacement of TPS61132PW?
All TPS61132PW units undergo pre-shipment inspection (PSI). If there is an issue with TPS61132PW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS61132PW part is unused and in its original packaging.
Return procedure for TPS61132PW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS61132PW Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
