Texas Instruments TPS61132RSAR
- Part No.:
- TPS61132RSAR
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-VQFN Exposed Pad
- Datasheet:
-
TPS61132RSAR.pdf
- Description:
- IC REG DL BUCK/BST/LINEAR 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,939
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS61132RSAR from Texas Instruments is a synchronous SEPIC and flyback DC-DC converter with integrated 200-mA reverse-voltage-protected LDO, designed for dual-output power management in portable battery-powered systems. It delivers up to 300 mA at 3.3 V from the SEPIC stage and 200 mA at 1.5 V from the LDO stage, operating across 1.8 V–6.5 V input (e.g., single-cell Li-ion or multi-cell alkaline/NiMH), with 40-μA typical quiescent current and 500-kHz fixed-frequency PWM control.
For engineers reviewing the TPS61132RSAR datasheet, TPS61132RSAR pinout, TPS61132RSAR application, or TPS61132RSAR equivalent, key selection criteria include its dual regulated outputs (3.3 V SEPIC + 1.5 V LDO), low-battery detection (500 mV threshold), power-good signaling, thermal shutdown (140 °C), and VQFN-16 (4 mm × 4 mm) package with separate PGND/GND pins for EMI-sensitive designs.
Technical Context
The TPS61132RSAR implements a fixed-frequency (400–600 kHz) synchronous SEPIC topology using internal N-channel and P-channel MOSFETs (SWP/SWN), enabling buck-boost operation without polarity inversion and supporting input voltages both below and above output. Its controller uses multiple feedforward paths-monitoring VBAT, VOUT, and NMOS switch voltage drop-to directly adjust duty cycle, reducing reliance on slow error-amplifier loop compensation.
It integrates a dedicated 200-mA LDO with reverse-voltage protection, independently enabled via LDOEN, and configurable for post-regulation of the SEPIC output or direct regulation from VBAT/LDOIN. The LDO features ±3% total accuracy, 300 mV dropout at 200 mA, and 70 dB PSRR at 100 Hz, while the SEPIC stage includes antiringing circuitry, soft-start, undervoltage lockout (~1.6 V), and overtemperature protection (140 °C with 20 °C hysteresis).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 1.8 V to 6.5 V - supports single-cell Li-ion (2.5–4.2 V), dual/triple alkaline/NiMH (1.8–5.5 V), and USB-powered systems. |
| SEPIC Output | Fixed 3.3 V, up to 300 mA - stable rail for microcontrollers, RF modules, or sensors requiring regulated 3.3 V under varying battery discharge. |
| LDO Output | Fixed 1.5 V, up to 200 mA - low-noise auxiliary supply for analog circuits, reference voltages, or low-power logic, with reverse-voltage blocking. |
| Switching Frequency | 400–600 kHz (typ. 500 kHz) - enables compact magnetics (e.g., 22 µH) and predictable EMI filtering without audible noise. |
| Quiescent Current | 40 μA (typ.) - extends battery life in standby or low-duty-cycle portable applications like PDAs and MP3 players. |
| Thermal Protection | 140 °C trip, 20 °C hysteresis - prevents thermal runaway during sustained high-load or poor PCB thermal design. |
| Low-Battery Threshold | 500 mV at LBI pin - programmable via resistor divider to trigger LBO flag before system brownout; 10 mV hysteresis prevents chatter. |
| Power-Good Accuracy | ±3% window (0.9–0.95 × VOUT) - ensures reliable enable/disable sequencing for downstream regulators or processors. |
Pinout & Package
The TPS61132RSAR is housed in a thermally enhanced 4-mm × 4-mm VQFN-16 package (RSA) with exposed thermal pad soldered to PGND for optimal heat dissipation (RθJB = 11 °C/W). Pin numbering follows top-view orientation with pin 1 at top-left corner; thermal pad must be connected to PGND plane for safe operation at full load.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT (Pin 2) | Main input supply | Accepts 1.8–6.5 V battery or adapter input; powers both SEPIC and LDO stages. |
| SWP (Pin 15) | High-side rectifier switch | P-channel MOSFET source; connects to inductor node; antiringing clamp active during DCM. |
| SWN (Pin 16) | Low-side main switch | N-channel MOSFET drain; peak current limited to 1300 mA (typ.); requires external 22 µH inductor. |
| VOUT (Pin 14) | SEPIC regulated output | Fixed 3.3 V output; supplies up to 300 mA; feeds LDOIN or external loads directly. |
| FB (Pin 13) | Feedback sense | Not used in TPS61132RSAR (fixed 3.3 V); tied to VOUT internally; leave unconnected externally. |
| LDOIN (Pin 7) | LDO input source | Accepts VOUT (3.3 V), VBAT, or external rail; reverse-current protected when LDOOUT > LDOIN. |
| LDOOUT (Pin 8) | LDO regulated output | Fixed 1.5 V output; supplies up to 200 mA; low-noise, ±3% accurate, 300 mV dropout at full load. |
| LDOSENSE (Pin 9) | LDO feedback | Internally connected to LDOOUT for fixed 1.5 V version; leave unconnected externally. |
| EN (Pin 5) | SEPIC enable | Active-high logic (0.8×VBAT threshold); disables entire SEPIC stage and disconnects load from battery. |
| LDOEN (Pin 6) | LDO enable | Independent active-high logic (0.8×VLDOIN threshold); controls LDO only; no effect on SEPIC operation. |
| PGOOD (Pin 12) | SEPIC power-good flag | Open-drain output asserting high when VOUT is within ±3% of 3.3 V; used for system sequencing or fault monitoring. |
| LBI (Pin 3) | Low-battery input | Analog comparator input (500 mV threshold); scaled by external resistor divider to monitor battery voltage. |
| LBO (Pin 11) | Low-battery output | Open-drain flag active-low when LBI < 500 mV; hysteresis prevents false triggering during transient dips. |
| SKIPEN (Pin 4) | Power-save mode control | Enables/disables pulse-skipping at light loads; improves efficiency below ~10 mA output current. |
| GND (Pin 10) | Control ground | Reference for EN, LDOEN, SKIPEN, LBI, FB; must be star-connected near thermal pad to minimize noise coupling. |
| PGND (Pin 1) | Power ground | Return path for SWP/SWN switching currents; separate from GND to avoid ground bounce in high-di/dt paths. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous SEPIC + integrated LDO | Single-chip dual-output solution eliminates discrete LDO and reduces BOM count, PCB area, and layout complexity. |
| Reverse-voltage protected LDO | Prevents backfeed from LDOOUT to LDOIN when external supply exceeds battery voltage-enables seamless AC/USB/battery switchover. |
| Antiringing switch | Clamps SW node to VBAT during discontinuous conduction mode, suppressing high-frequency ringing and lowering radiated EMI. |
| Separate PGND and GND pins | Isolates high-current power return from sensitive control logic ground, minimizing noise coupling into feedback and enable paths. |
| Programmable low-battery detection | Configurable LBI threshold via resistor divider allows precise battery end-of-life signaling without external comparators. |
| Soft-start with current limiting | Starts at 50% duty cycle and limits peak switch current to 40% of nominal during startup, preventing inrush-induced battery sag. |
Applications
| Portable Audio Playback | Handheld Medical Monitor |
|---|---|
|
Use Scenario: MP3 player powered by single-cell Li-ion battery (2.7–4.2 V) with audio DAC, flash memory, and OLED display. IC Role / Device Role / Timing Role: TPS61132RSAR generates stable 3.3 V for digital core and 1.5 V for analog audio bias/reference, maintaining regulation as battery discharges. Use Value: Dual fixed outputs eliminate need for second regulator; 40-μA quiescent current extends playback time; PGOOD enables clean system reset on undervoltage. |
Use Scenario: Battery-operated pulse oximeter with LED drivers, ADC, and Bluetooth LE radio, requiring low-noise analog rails. IC Role / Device Role / Timing Role: TPS61132RSAR supplies 3.3 V to MCU/radio and ultra-low-noise 1.5 V to ADC reference and op-amp bias networks. Use Value: LDO's 70 dB PSRR at 100 Hz suppresses switching noise from SEPIC stage; reverse-voltage protection allows USB charging without external diodes. |
| Industrial Handheld Scanner | Smart Remote Control |
|
Use Scenario: Rugged barcode scanner using dual alkaline cells (1.8–3.2 V) powering laser diode driver, image sensor, and BLE SoC. IC Role / Device Role / Timing Role: TPS61132RSAR provides 3.3 V for digital processing and 1.5 V for precision sensor bias, with LBO flag triggering low-battery alert. Use Value: SEPIC topology maintains regulation even when battery drops to 1.8 V; 140 °C thermal shutdown prevents damage during extended scanning sessions. |
Use Scenario: IR/RF universal remote with coin-cell or AAA batteries, requiring ultra-low standby current and reliable wake-up. IC Role / Device Role / Timing Role: TPS61132RSAR delivers 3.3 V to MCU and 1.5 V to IR LED driver, entering shutdown (0.2–1 μA) when EN is deasserted. Use Value: Sub-1-μA shutdown current maximizes shelf life; SKIPEN-enabled power-save mode sustains >85% efficiency down to 100 μA load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output DC-DC converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61088RHLR | Single-output boost (up to 5.5 V, 4 A), no integrated LDO; requires external LDO for second rail. | Higher output current but lacks native dual-rail integration; suitable when 3.3 V load exceeds 300 mA or LDO requirements differ. | Select if primary need is higher SEPIC current (>300 mA) and LDO can be added discretely; not drop-in for TPS61132RSAR's dual-rail function. |
| MAX17222ETA+ | Single-output boost (up to 5.5 V, 500 mA), no LDO; includes true shutdown (100 nA IQ), but no PGOOD or LBO. | Ultra-low IQ ideal for long-term coin-cell use, but lacks battery monitoring, power-good signaling, and second regulated output. | Choose when minimal quiescent current dominates over dual-rail functionality and system-level supervision is handled elsewhere. |
Compared with TPS61132RSAR, TPS61088RHLR offers higher boost current but requires external components to replicate dual-rail capability, while MAX17222ETA+ achieves nanowatt shutdown at the cost of losing integrated supervision and secondary regulation-making TPS61132RSAR uniquely suited for compact, battery-aware dual-rail systems.
Availability
TPS61132RSAR is available at Aetrix Electronics and suitable for portable medical devices, handheld scanners, audio players, and smart remotes requiring stable dual-output power supply with battery supervision and low-quiescent operation.
Supply support for TPS61132RSAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in battery-powered system solutions.
The TPS6113x family was engineered specifically for space-constrained, multi-rail portable electronics-delivering integrated SEPIC conversion and post-regulation LDO functionality in a single VQFN package to simplify power architecture.
FAQ
What is the output voltage configuration of the TPS61132RSAR?
The TPS61132RSAR provides two fixed, factory-programmed output voltages: the SEPIC stage delivers 3.3 V at up to 300 mA, and the integrated LDO delivers 1.5 V at up to 200 mA. Unlike adjustable variants (e.g., TPS61130), no external feedback resistors are required-the FB and LDOSENSE pins are internally connected and should remain unconnected in standard operation.
Does the TPS61132RSAR support battery voltage monitoring?
Yes, the TPS61132RSAR includes a dedicated low-battery detector with LBI and LBO pins. The LBI pin accepts a scaled-down battery voltage via an external resistor divider; when that voltage falls below 500 mV (with 10 mV hysteresis), the open-drain LBO pin pulls low. This feature is active only when EN is high and enables early warning of battery depletion without external circuitry.
How does the TPS61132RSAR handle thermal management?
The TPS61132RSAR incorporates overtemperature protection that triggers at 140 °C junction temperature, disabling both SEPIC and LDO stages until temperature falls by 20 °C hysteresis. Its VQFN-16 RSA package features an exposed thermal pad that must be soldered to a PGND copper plane to achieve the specified RθJB of 11 °C/W-critical for sustaining full 300 mA/200 mA loads in compact layouts.
Can the LDO stage of the TPS61132RSAR be powered independently from the SEPIC output?
Yes, the LDO stage accepts input from multiple sources: it can be supplied from the SEPIC VOUT (3.3 V), directly from VBAT (1.8–6.5 V), or from an external rail such as USB 5 V or an AC adapter. The LDOEN pin enables independent control, and reverse-voltage protection blocks current flow from LDOOUT back to LDOIN-enabling seamless power source handover without external diodes.
What is the purpose of the separate PGND and GND pins on the TPS61132RSAR?
The TPS61132RSAR separates power ground (PGND, Pin 1) from control ground (GND, Pin 10) to isolate high-di/dt switching currents from sensitive analog and logic references. PGND carries return current for SWP/SWN switches, while GND serves EN, LDOEN, SKIPEN, LBI, and FB. Proper PCB layout requires connecting both grounds at a single point near the thermal pad to prevent noise coupling into regulation and enable paths.
TPS61132RSAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-VQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Topology:
- Step-Down/Step-Up (Buck/Boost) (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 500kHz
- Voltage/Current - Output 1:
- 3.3V, 300mA
- Voltage/Current - Output 2:
- 1.5V, 320mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.8V ~ 7V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (4x4)
TPS61132RSAR FAQ
1.How can I place an order for TPS61132RSAR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS61132RSAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS61132RSAR reliable?
The price and inventory of TPS61132RSAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS61132RSAR is usually 5 days.
3.What payment methods are accepted for TPS61132RSAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS61132RSAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS61132RSAR?
TPS61132RSAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS61132RSAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS61132RSAR?
For technical support, including TPS61132RSAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS61132RSAR requirements.
6.How does Aetrix verify that TPS61132RSAR is sourced from the original manufacturer or authorized distributors?
All TPS61132RSAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS61132RSAR meets industry standards.
7.What is the process for return or replacement of TPS61132RSAR?
All TPS61132RSAR units undergo pre-shipment inspection (PSI). If there is an issue with TPS61132RSAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS61132RSAR part is unused and in its original packaging.
Return procedure for TPS61132RSAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS61132RSAR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

