Texas Instruments TPS612562CYFFT
- Part No.:
- TPS612562CYFFT
- Manufacturer:
- Texas Instruments
- Package:
- 9-UFBGA, DSBGA
- Datasheet:
-
TPS612562CYFFT.pdf
- Description:
- IC REG BOOST 5.2V 2.4A 9DSBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,107
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS612562CYFFT from Texas Instruments is a 3.5-MHz synchronous step-up DC-DC converter in NanoFree™ DSBGA packaging, delivering fixed 5.2 V output at up to 800 mA from input voltages as low as 2.3 V. It features ±2% DC voltage accuracy, 37-µA quiescent current in PFM mode, and pass-through operation when EN is pulled low-enabling efficient NFC PA supply and smartphone battery rail boosting.
For engineers reviewing the TPS612562CYFFT datasheet, TPS612562CYFFT pinout, TPS612562CYFFT application, or TPS612562CYFFT equivalent, key selection criteria include its 9-pin DSBGA (1.206 mm × 1.306 mm) footprint, 5.2-V regulated output with 500-mA pass-through current limit, 93% peak efficiency at 3.5 MHz, thermal shutdown at 140°C, and compatibility with 0.7–2.9 µH inductors and 10–50 µF ceramic output capacitors.
Technical Context
The TPS612562CYFFT employs valley-current-mode control with adaptive slope compensation, enabling stable regulation across wide VIN/VOUT ratios (2.3 V–5.5 V input, fixed 5.2 V output) and fast transient response without external compensation. Its quasi-constant on-time PWM architecture operates at 3.5 MHz nominal frequency, transitioning seamlessly into PFM mode below ~10 mA load to maintain high light-load efficiency.
Functional modes include boost regulation, forced pass-through (EN = low), pre-charge soft-start with 500-mA current limiting, undervoltage lockout (2.0 V threshold, 100 mV hysteresis), and thermal regulation that reduces output current above 110°C before full shutdown at 140°C. The integrated high-side PMOS and low-side NMOS switches feature 170 mΩ and 100 mΩ typical RDS(on), respectively.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 5.2 V ±2% DC accuracy-ensures stable bias for NFC power amplifiers and USB charging ports without external feedback. |
| Switching Frequency | 3.5 MHz nominal-enables use of sub-1-µH inductors and compact 0402/0603 ceramic capacitors for <25 mm² total solution size. |
| Max Output Current | 800 mA in boost mode-supports high-pulse loads in mono/stereo APA and smartphone RF front-ends. |
| Quiescent Current | 37 µA typical in PFM mode-extends battery life in standby and low-power sensing states. |
| Input Voltage Range | 2.3 V to 5.5 V-fully supports single-cell Li-ion batteries across full discharge curve (2.65 V–4.85 V). |
| Pass-Through Current Limit | 500 mA minimum-allows direct battery-to-load conduction with minimal dropout during EN-low operation. |
| Efficiency | 93% peak at 3.5 MHz-minimizes thermal rise in space-constrained mobile PCBs. |
Pinout & Package
TPS612562CYFFT uses a 9-bump DSBGA (NanoFree™) package measuring 1.206 mm × 1.306 mm with 0.4-mm pitch. Thermal performance is optimized via bottom-side GND bumps (C1, C2, C3) and low θJA of 108.3°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (B3) | Enable control input | High = boost regulation; Low = pass-through mode; must not float-requires pull-up or active drive. |
| GND (C1, C2, C3) | Power ground | Three dedicated ground terminals provide low-inductance return path and thermal dissipation. |
| SW (B1, B2) | Switch node | Drain connection of internal high-side PMOS and low-side NMOS-connects to inductor and requires tight layout for EMI control. |
| VIN (A3) | Input power supply | Accepts 2.3–5.5 V; feeds internal regulators and power switches-requires local 4.7-µF ceramic decoupling. |
| VOUT (A1, A2) | Regulated output | Delivers fixed 5.2 V; dual pins reduce IR drop and improve current sharing for 800-mA loads. |
Key Features
| Feature | Design Value |
|---|---|
| Light-load PFM mode | Reduces IQ to 37 µA while maintaining regulation-critical for battery runtime in always-on NFC and sensor applications. |
| Pass-through mode | EN-low state bypasses switching, letting VOUT follow VIN minus inductor DCR + HS-FET RDS(on)-eliminates conversion loss during high-input conditions. |
| Nine-pin NanoFree™ CSP | 1.206 mm × 1.306 mm footprint with 0.4-mm pitch-enables ultra-compact layouts in thin smartphones and wearables. |
| Thermal regulation | Active current reduction above 110°C die temperature-prevents thermal runaway during sustained 800-mA loads without system-level intervention. |
| Only three external components | Requires just one inductor, one input capacitor, and one output capacitor-reduces BOM count, assembly cost, and board area. |
Applications
| NFC Power Amplifier Supply | Smartphone Main Rail Boost |
|---|---|
Use Scenario: Providing clean, regulated 5.2 V to near-field communication (NFC) power amplifiers during tag polling and reader mode. IC Role / Device Role / Timing Role: Primary voltage booster converting discharged Li-ion (2.65–4.2 V) to stable 5.2 V output with <50 mVpk ripple in PFM/PWM hybrid operation. Use Value: Enables reliable NFC field generation at full range even with battery voltage sag, leveraging 93% efficiency and 37-µA quiescent current to extend session time. | Use Scenario: Boosting battery voltage to 5.2 V for USB OTG host operation, camera flash ICs, or audio codec rails in modern smartphones. IC Role / Device Role / Timing Role: High-current (up to 800 mA), high-frequency (3.5 MHz) step-up regulator with seamless transition between boost and pass-through modes. Use Value: Delivers consistent 5.2 V under dynamic load transients while minimizing PCB area via 1-µH inductor and 10-µF ceramic capacitor solution. |
| Mono/Stereo Audio Power Amplifier | USB Charging Port Voltage Regulation |
Use Scenario: Supplying 5.2 V to Class-D or Class-AB audio power amplifiers in portable speakers and earbud charging cases. IC Role / Device Role / Timing Role: Fixed-output DC-DC converter operating in PFM at idle and PWM under music playback peaks-maintaining <2% output deviation. Use Value: Supports high-fidelity audio with low-noise 5.2 V rail and fast load-step response (<10 µs), enabled by valley-current-mode control and internal compensation. | Use Scenario: Regulating output voltage for USB Type-A or Type-C downstream charging ports powered by single-cell Li-ion batteries. IC Role / Device Role / Timing Role: Compact, high-efficiency boost converter delivering 5.2 V at up to 800 mA with ±2% DC accuracy and thermal foldback protection. Use Value: Ensures USB-IF compliant 5 V ±5% output (via 5.2 V setpoint + dropout margin) while supporting legacy 5-V chargers and newer 5.2-V fast-charge protocols. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-up converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61256CYFFT | Fixed 5.0 V output; identical package, pinout, and electrical specs except VOUT setpoint and corresponding load capability down to 3.3 V input. | Suitable where 5.0 V (not 5.2 V) is required for USB 2.0 peripherals or legacy audio codecs. | Select TPS61256CYFFT when system-level tolerance allows 5.0 V instead of 5.2 V-no layout change needed. |
| TPS612564CYFFT | Fixed 5.4 V output; same DSBGA-9 package and functional behavior, but higher VOUT enables tighter margin for 5.25-V USB PD sink rails. | Preferred for USB Power Delivery sink applications requiring >5.2 V headroom or future-proofing against voltage droop in long cables. | Choose TPS612564CYFFT only if 5.4 V is explicitly required-verify downstream device overvoltage tolerance before substitution. |
Compared with TPS61256CYFFT and TPS612564CYFFT, the TPS612562CYFFT provides the optimal 5.2-V setpoint for NFC PA bias and modern USB charging ports, balancing headroom against overvoltage risk while retaining identical thermal, layout, and control characteristics.
Availability
TPS612562CYFFT is available at Aetrix Electronics and suitable for NFC power amplifier supply, smartphone main rail boosting, and mono/stereo audio power amplifier applications requiring stable component supply, high-volume manufacturability, and long-term lifecycle support.
Supply support for TPS612562CYFFT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company designing analog ICs, embedded processors, and digital signal processors for industrial, automotive, and consumer applications.
The TPS61256x family is engineered for ultra-compact, high-efficiency boost conversion in battery-powered mobile devices-prioritizing minimal external components, sub-25-mm² solution size, and seamless pass-through functionality.
FAQ
What is the exact output voltage tolerance of the TPS612562CYFFT?
The TPS612562CYFFT delivers a fixed 5.2 V output with ±2% total DC voltage accuracy over temperature, line, and load conditions. This specification is verified per TI's SLVSDQ1A datasheet Section 7.5, where measured values fall within 5.12 V to 5.28 V at 25°C with 2.3–4.85 V input and zero load current-ensuring reliable biasing for NFC PAs and USB charging circuits without external trimming.
Does the TPS612562CYFFT require external compensation components?
No, the TPS612562CYFFT integrates full internal compensation optimized for 1-µH inductors and 10-µF output capacitors. Its valley-current-mode architecture with adaptive slope compensation eliminates the need for external RC networks, reducing design complexity and PCB area-confirmed in Section 9.1 and Figure 9 of the SLVSDQ1A datasheet.
Can the TPS612562CYFFT operate with input voltages above its output voltage?
Yes, the TPS612562CYFFT supports VIN ≥ VOUT operation via its forced pass-through mode: when EN is pulled low and VIN exceeds UVLO (2.0 V), the output follows VIN minus voltage drops across the inductor DCR and high-side FET RDS(on). This feature is explicitly documented in Sections 3, 9.3.2, and 9.4.2 of the datasheet.
What is the maximum continuous output current capability of the TPS612562CYFFT in boost mode?
The TPS612562CYFFT supports up to 800 mA of continuous output current in boost mode when powered from a 3.3 V input or higher, as specified in the Device Options table (Section 5) and validated in Figure 2 (DC Output Voltage vs Output Current). At lower inputs (e.g., 2.65 V), output current is limited by thermal and switch current limits to maintain regulation.
How does thermal regulation function in the TPS612562CYFFT during sustained high-load operation?
The TPS612562CYFFT implements active thermal regulation that begins reducing output current when die temperature reaches ~110°C, preventing thermal runaway before full shutdown at 140°C. This behavior is detailed in Section 9.3.5 and ensures safe operation under 800-mA loads in confined spaces-without requiring external thermal sensors or firmware intervention.
TPS612562CYFFT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 9-UFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Boost
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.3V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 5.2V
- Voltage - Output (Max):
- -
- Current - Output:
- 2.4A (Switch)
- Frequency - Switching:
- 3.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 9-DSBGA
TPS612562CYFFT FAQ
1.How can I place an order for TPS612562CYFFT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS612562CYFFT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS612562CYFFT reliable?
The price and inventory of TPS612562CYFFT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS612562CYFFT is usually 5 days.
3.What payment methods are accepted for TPS612562CYFFT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS612562CYFFT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS612562CYFFT?
TPS612562CYFFT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS612562CYFFT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS612562CYFFT?
For technical support, including TPS612562CYFFT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS612562CYFFT requirements.
6.How does Aetrix verify that TPS612562CYFFT is sourced from the original manufacturer or authorized distributors?
All TPS612562CYFFT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS612562CYFFT meets industry standards.
7.What is the process for return or replacement of TPS612562CYFFT?
All TPS612562CYFFT units undergo pre-shipment inspection (PSI). If there is an issue with TPS612562CYFFT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS612562CYFFT part is unused and in its original packaging.
Return procedure for TPS612562CYFFT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS612562CYFFT Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

