Texas Instruments TPS62000YEGT
- Part No.:
- TPS62000YEGT
- Manufacturer:
- Texas Instruments
- Package:
- 12-UFBGA, DSBGA
- Datasheet:
-
TPS62000YEGT.pdf
- Description:
- IC REG BUCK ADJ 600MA 12DSBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,557
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS62000YEGT from Texas Instruments is an adjustable-output synchronous step-down DC-DC converter optimized for low-power battery-powered systems. It delivers up to 600 mA output current with >95% peak efficiency, operates from 2 V to 5.5 V input, supports 0.8 V to VIN adjustable output, and features pin-programmable current limit (600 mA or 1.2 A) in a 10-pin VSSOP package - used in cellular phones, PDAs, and USB DSL modems.
For engineers reviewing the TPS62000YEGT datasheet, TPS62000YEGT pinout, TPS62000YEGT application, or TPS62000YEGT equivalent, key selection criteria include its PFM/PWM hybrid control mode, 50 µA typical quiescent current in power-save mode, 750 kHz nominal switching frequency, 100% duty-cycle dropout capability, and integrated antiringing switch (disabled in adjustable version).
Technical Context
The TPS62000YEGT implements current-mode control with internal slope compensation and a fixed-frequency PWM mode (750 kHz typical) that transitions to pulse-frequency modulation (PFM) below ~120 mA load to maintain high light-load efficiency. Its dual-MOSFET synchronous rectification eliminates external diode losses.
Control logic includes undervoltage lockout (~1.6 V), soft-start (~1 ms), power-good monitoring (92–94% VOUT threshold), and SYNC pin-configurable operation: GND enables PFM/PWM auto-switching, VIN forces fixed-frequency PWM, and external clock (500–1000 kHz) synchronizes switching while disabling PFM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2 V to 5.5 V - supports single-cell Li-ion (2.7–4.2 V) and 2–3-cell alkaline/NiMH systems without external LDO pre-regulation. |
| Output Voltage Range | 0.8 V to VIN - adjustable via external resistor divider; reference voltage is 0.45 V, enabling precise low-voltage core supply generation. |
| Max Output Current | 600 mA (ILIM = GND) or 1.2 A (ILIM = VIN) - selectable via single pin connection, allowing design flexibility across load profiles. |
| Quiescent Current | 50 µA typical (PFM mode) - enables multi-week battery life in always-on portable devices with intermittent active loads. |
| Switching Frequency | 750 kHz typical (free-running); 500–1000 kHz synchronizable - permits use of compact 10 µH inductors and reduces EMI filtering burden. |
| Efficiency Peak | 95% at 3.6 VIN/2.5 VOUT/200 mA - achieved via synchronous rectification and low RDS(on) P/N-channel MOSFETs (200–410 mΩ). |
| Power-Good Threshold | 92% of nominal VOUT - open-drain PG output provides reliable system reset signaling with 100 µs startup delay. |
Pinout & Package
TPS62000YEGT is housed in a 10-pin VSSOP (DGS) package measuring 3.00 mm × 3.00 mm, optimized for space-constrained portable PCB layouts. Thermal resistance is 160°C/W (junction-to-ambient) with 73°C/W junction-to-board performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 1) | Primary power input | Accepts 2–5.5 V; requires 10 µF ceramic bypass capacitor close to pin for stable high-frequency operation. |
| FC (Pin 2) | Input supply bypass | Connect 0.1 µF capacitor to ground for high-frequency noise suppression on input rail. |
| GND (Pin 3) | Analog ground reference | Low-noise reference for error amplifier and internal circuits; separate from PGND. |
| PG (Pin 4) | Power-good indicator | Open-drain output; requires external pull-up to VOUT; asserts high when VOUT ≥92% of target. |
| FB (Pin 5) | Feedback input | Connects to external resistor divider for adjustable output; internal 0.45 V reference sets VOUT = 0.45 × (1 + R1/R2). |
| ILIM (Pin 6) | Current-limit configuration | GND = 600 mA limit; VIN = 1.2 A limit - selects peak switch current without external components. |
| SYNC (Pin 7) | Mode control / sync input | GND = PFM/PWM auto-switching; VIN = forced PWM; external CMOS clock = synchronization (500–1000 kHz). |
| EN (Pin 8) | Enable control | Logic high enables regulator; logic low reduces supply current to <1 µA for full system shutdown. |
| L (Pin 9) | Switch node | Connects to inductor; carries high di/dt switching current - requires short, low-inductance trace routing. |
| PGND (Pin 10) | Power ground return | High-current return path for internal MOSFETs and inductor; must be connected to PCB power plane with minimal impedance. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | Integrated P- and N-channel MOSFETs eliminate external Schottky diode, reducing conduction loss and board area. |
| Hybrid PFM/PWM control | Automatically switches between fixed-frequency PWM (moderate/heavy load) and variable-frequency PFM (light load) to sustain >85% efficiency down to 1 mA. |
| 100% duty-cycle operation | Enables dropout-free regulation when VIN approaches VOUT, maintaining output during brownout conditions without external circuitry. |
| Internal soft-start | ~1 ms ramp prevents output overshoot and inrush current during enable, eliminating need for external soft-start timing components. |
| Undervoltage lockout (UVLO) | ~1.6 V turn-on threshold prevents erratic startup from weak batteries, ensuring clean power sequencing in portable systems. |
Applications
| Cellular Phones | Handheld PCs & PDAs |
|---|---|
|
Use Scenario: Powering baseband processor core voltage (1.0–1.2 V) and I/O rails from single Li-ion cell (2.8–4.2 V). IC Role / Device Role / Timing Role: Primary step-down regulator delivering regulated low-noise DC supply with fast transient response to CPU load changes. Use Value: 50 µA quiescent current extends standby time; PFM mode maintains >90% efficiency at 10 mA sleep current; SYNC pin allows noise-sensitive RF sections to force PWM mode during transmission. |
Use Scenario: Generating 1.8 V memory interface supply and 3.3 V peripheral bus voltage from shared 3.6 V battery rail. IC Role / Device Role / Timing Role: Dual-rail power management IC supporting dynamic voltage scaling and independent enable control per subsystem. Use Value: Adjustable output enables precise VDDQ tuning; 600 mA capability supports burst-mode SDRAM access; PG signal coordinates system wake-up sequencing. |
| USB-Based DSL Modems | MP3 Portable Audio Players |
|
Use Scenario: Converting 5 V USB bus voltage to 3.3 V for Ethernet PHY and 1.2 V for DSP core in compact plug-in modem designs. IC Role / Device Role / Timing Role: High-efficiency intermediate bus converter enabling direct USB-powered operation without external AC adapter. Use Value: 95% peak efficiency minimizes thermal rise in sealed enclosure; 10-pin VSSOP footprint fits tight layout constraints; EN pin supports USB suspend/resume power gating. |
Use Scenario: Supplying 1.2 V digital core and 2.5 V audio DAC from 3.7 V Li-poly battery in battery-operated music players. IC Role / Device Role / Timing Role: Low-noise DC-DC source with antiringing disabled (per TPS62000 spec), reducing EMI near sensitive analog audio paths. Use Value: 750 kHz switching avoids audible beat frequencies; 0.8 V minimum output supports future ultra-low-voltage SoCs; FC pin filtering suppresses input ripple affecting audio codec reference. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62056RGTR | Higher 1.2-A rating, 2.5-V to 6-V input, 3-MHz fixed frequency, smaller 6-pin WSON package | Better suited for space-constrained designs requiring higher current and faster transient response | Select when board area is critical and input voltage exceeds 2.5 V; not drop-in due to different pinout and no ILIM/SYNC flexibility |
| TPS62231DRVR | 3-MHz operation, 2.05-V to 6-V input, 0.6-V to 5.5-V output, 600-mA rating, integrated soft-start | Optimized for ultra-small footprint and lower VIN start-up (2.05 V), but lacks SYNC and ILIM configuration pins | Choose for newer designs prioritizing miniaturization and simplified BOM; requires redesign for SYNC-based noise control or current-limit adjustment |
Compared with TPS62000YEGT, TPS62056RGTR offers higher frequency and current but sacrifices programmability and low-VIN compatibility, while TPS62231DRVR improves integration and size at the cost of flexible mode control - making TPS62000YEGT uniquely suitable for legacy battery-powered systems requiring configurable PFM/PWM behavior and wide input range.
Availability
TPS62000YEGT is available at Aetrix Electronics and suitable for cellular phones, handheld PCs, and USB-based DSL modems requiring stable component supply, long-lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS62000YEGT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC-DC conversion for portable and industrial applications.
The TPS6200x product line was designed specifically for ultra-low-power battery-operated devices requiring high efficiency across wide load ranges, combining synchronous buck topology with intelligent PFM/PWM mode switching and minimal external component count.
FAQ
What is the minimum input voltage required for TPS62000YEGT to operate reliably?
The TPS62000YEGT has a specified minimum input voltage of 2 V and an undervoltage lockout threshold of approximately 1.6 V. Operation below 2 V may result in reduced output current capability or instability; for reliable regulation across temperature, maintain VIN ≥2 V. The device can sustain 100% duty cycle down to ~1.8 V input, but full functionality requires ≥2 V per datasheet specifications.
How does the ILIM pin affect current limiting in TPS62000YEGT?
The ILIM pin on the TPS62000YEGT configures the internal switch current limit: connecting ILIM to GND sets the limit to typically 600 mA, while connecting it to VIN raises it to typically 1.2 A. This selection directly determines maximum sustainable output current and influences inductor sizing and thermal design - no external components are needed to change the limit.
Can TPS62000YEGT be synchronized to an external clock, and what is the valid frequency range?
Yes, the TPS62000YEGT supports external clock synchronization via the SYNC pin. It accepts CMOS-level signals from 500 kHz to 1000 kHz. When synchronized, the device operates in forced PWM mode only - PFM is disabled - ensuring deterministic switching for EMI-sensitive applications like RF sections or audio subsystems.
What is the purpose of the FC pin on TPS62000YEGT, and how should it be decoupled?
The FC (Filter Capacitor) pin on TPS62000YEGT is a dedicated high-frequency input bypass terminal. It must be connected to a 0.1 µF ceramic capacitor placed as close as possible to the pin and to GND. This capacitor filters switching noise on the input rail, improving stability and reducing conducted EMI - omitting or misplacing this capacitor risks oscillation or degraded transient response.
Does TPS62000YEGT include an antiringing switch, and is it active in the adjustable-output version?
No, the antiringing switch in the TPS62000YEGT is explicitly disabled for the adjustable-output version (TPS62000). As stated in the datasheet Feature Description section 8.3.1, this function is only implemented in fixed-output variants (e.g., TPS62001–TPS62008) to suppress parasitic oscillations during discontinuous conduction mode. The TPS62000YEGT relies on external layout and component selection for EMI control.
TPS62000YEGT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 12-UFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 600mA
- Frequency - Switching:
- 750kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-DSBGA
TPS62000YEGT FAQ
1.How can I place an order for TPS62000YEGT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS62000YEGT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS62000YEGT reliable?
The price and inventory of TPS62000YEGT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS62000YEGT is usually 5 days.
3.What payment methods are accepted for TPS62000YEGT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS62000YEGT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS62000YEGT?
TPS62000YEGT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS62000YEGT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS62000YEGT?
For technical support, including TPS62000YEGT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS62000YEGT requirements.
6.How does Aetrix verify that TPS62000YEGT is sourced from the original manufacturer or authorized distributors?
All TPS62000YEGT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS62000YEGT meets industry standards.
7.What is the process for return or replacement of TPS62000YEGT?
All TPS62000YEGT units undergo pre-shipment inspection (PSI). If there is an issue with TPS62000YEGT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS62000YEGT part is unused and in its original packaging.
Return procedure for TPS62000YEGT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS62000YEGT Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

