My Inquiry
My Account
Texas Instruments TPS62004DGSR
- Part No.:
- TPS62004DGSR
- Manufacturer:
- Texas Instruments
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TPS62004DGSR.pdf
- Description:
- IC REG BUCK 1.5V 600MA 10VSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,340
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS62004DGSR from Texas Instruments is a fixed-output synchronous step-down DC-DC converter delivering 1.8 V at up to 600 mA, operating from 2 V to 5.5 V input, featuring 750 kHz typical switching frequency, 50 µA quiescent current in power-save mode, and pin-programmable 600 mA/1200 mA current limit. It serves as the primary voltage regulator for low-power portable systems powered by single-cell Li-ion or multi-cell alkaline/NiMH batteries.
For engineers reviewing the TPS62004DGSR datasheet, TPS62004DGSR pinout, TPS62004DGSR application, or TPS62004DGSR equivalent, key selection criteria include its fixed 1.8 V output, VSSOP-10 (DGS) package compatibility, PFM/PWM mode transition behavior, power-good signaling, and ILIM-configurable current limit - all critical for battery-powered embedded designs requiring high light-load efficiency and compact layout.
Technical Context
The TPS62004DGSR implements a current-mode synchronous buck topology with integrated P-channel and N-channel MOSFETs, enabling >95% peak efficiency and 100% duty-cycle operation near dropout. Its control loop uses internal compensation and soft-start (1 ms typical), eliminating external compensation components.
It supports three functional modes via the SYNC pin: forced PWM (SYNC = VIN), power-save PFM/PWM auto-switching (SYNC = GND), or external clock synchronization (500–1000 kHz). The PG open-drain output asserts after 100 µs delay when VOUT exceeds 92% of nominal, and undervoltage lockout disables operation below ~1.6 V on VIN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.8 V ±4% over load/line/temp - enables direct supply to 1.8 V I/O domains without external feedback resistors. |
| Input Voltage Range | 2 V to 5.5 V - supports single-cell Li-ion (2.7–4.2 V), 2–3 cell NiMH/alkaline, and USB-powered systems. |
| Max Output Current | 600 mA (ILIM = GND) or 1200 mA (ILIM = VIN) - selectable via single resistor tie-off, defining safe inductor and thermal design margins. |
| Quiescent Current | 50 µA typical in PFM mode - sustains >85% efficiency at 1 mA load, critical for standby battery life. |
| Switching Frequency | 750 kHz typical (500–1000 kHz sync range) - allows use of compact 10 µH inductors and reduces EMI filtering burden. |
| Power-Good Threshold | 92% of nominal VOUT with 2.5% hysteresis - provides reliable system reset sequencing and rail monitoring. |
| Shutdown Current | 0.1 µA typical - ensures negligible battery drain during deep sleep or system off states. |
Pinout & Package
TPS62004DGSR is housed in a 10-pin VSSOP (DGS) package measuring 3.00 mm × 3.00 mm, optimized for space-constrained portable PCBs. Thermal resistance is RθJA = 160 °C/W, requiring minimal copper area for 600 mA continuous operation at 85°C ambient.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 1) | Input power supply | Accepts 2–5.5 V; requires 10 µF ceramic input capacitor placed adjacent to FC and GND. |
| FC (Pin 2) | Input bypass | High-frequency decoupling node; must connect 0.1 µF capacitor directly to VIN and GND. |
| GND (Pin 3) | Analog ground reference | Signal return for FB, EN, SYNC; separate from PGND to minimize noise coupling into error amplifier. |
| PG (Pin 4) | Open-drain power-good indicator | Asserts high when VOUT ≥92% of 1.8 V; requires external pull-up to VOUT or regulated rail. |
| FB (Pin 5) | Feedback input | Internally connected to 1.8 V divider; unused in fixed-output variants - leave unconnected. |
| ILIM (Pin 6) | Current limit select | Tie to GND for 600 mA limit or to VIN for 1200 mA limit; sets peak switch current threshold. |
| SYNC (Pin 7) | Mode control / clock sync | GND = PFM/PWM auto-switching; VIN = forced PWM; external CMOS clock = sync mode (500–1000 kHz). |
| EN (Pin 8) | Enable control | Active-high logic; <0.4 V disables device, reducing IQ to <1 µA; internal pull-down ensures default-off state. |
| L (Pin 9) | Switch node | Connects to inductor; carries high di/dt switching current - requires short, wide trace and Kelvin PGND return. |
| PGND (Pin 10) | Power ground | High-current return path for L and internal MOSFETs; must be joined to GND at single point near FC/GND pins. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | Integrated P- and N-channel MOSFETs eliminate external diode, reducing conduction loss and improving full-load efficiency to >95%. |
| Antiringing switch | Active only in fixed-output versions (including TPS62004DGSR) to suppress parasitic LC ringing during DCM, lowering radiated EMI. |
| Pin-programmable current limit | Two discrete limits (600 mA / 1200 mA) set by ILIM connection - simplifies BOM management across varying load requirements. |
| 100% duty-cycle operation | Enables dropout operation down to VOUT + ~200 mV (at 600 mA), extending usable battery range in Li-ion discharge profiles. |
| Internal soft-start | 1 ms typical ramp time prevents output overshoot and inrush current - eliminates need for external soft-start circuitry. |
Applications
| Cellular Phone Baseband Power | USB DSL Modem Core Supply |
|---|---|
Use Scenario: Regulating 1.8 V for baseband processor I/O and memory interfaces in 3G/4G handsets with single-cell Li-ion battery. IC Role / Device Role / Timing Role: Primary step-down regulator providing stable 1.8 V rail with fast transient response to burst-mode processing loads. Use Value: 50 µA quiescent current extends standby time; PFM/PWM auto-switching maintains >88% efficiency from 100 µA to 600 mA load range. |
Use Scenario: Generating 1.8 V core voltage for USB-powered DSL modem SoCs operating from 5 V USB bus with tight thermal constraints. IC Role / Device Role / Timing Role: Compact, thermally efficient DC-DC converter replacing linear regulators to avoid excessive heat in sealed plastic enclosures. Use Value: VSSOP-10 footprint (3 mm × 3 mm) and 160 °C/W θJA enable full 600 mA delivery without heatsink in 50 mm² board area. |
| Digital Camera Image Sensor Bias | Handheld PDA Memory Interface |
Use Scenario: Supplying clean 1.8 V to CMOS image sensor digital interface and ADC reference in battery-operated digital cameras. IC Role / Device Role / Timing Role: Low-noise synchronous buck converter with antiringing switch minimizing switching artifacts in analog signal chain. Use Value: Antiringing function reduces high-frequency ringing on L pin, lowering conducted EMI that could corrupt sensor analog outputs. |
Use Scenario: Powering 1.8 V DDR/SDRAM interfaces in PDAs using 2–3 cell NiMH batteries (2.4–4.5 V range). IC Role / Device Role / Timing Role: Input-voltage-flexible regulator maintaining regulation across full battery discharge curve without brownouts. Use Value: 2 V minimum input and 100% duty-cycle capability sustain 1.8 V output until battery reaches 1.9 V, maximizing usable capacity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62005DGSR | Fixed 1.9 V output; identical package, pinout, and feature set. | Used where system requires 1.9 V logic interface instead of 1.8 V; same thermal and layout design applies. | Select when target rail voltage matches 1.9 V; no schematic or layout changes needed beyond output capacitor re-rating. |
| TPS62008DGSR | Fixed 2.5 V output; shares same DGS package, SYNC/EN/ILIM functionality, and 600/1200 mA current limit options. | Applicable for 2.5 V analog front-end or legacy I/O supplies; higher VOUT reduces max duty cycle headroom. | Choose for 2.5 V systems; verify inductor saturation current and output capacitor voltage rating for increased VOUT. |
Compared with TPS62004DGSR, TPS62005DGSR offers identical performance at 1.9 V for margin-sensitive logic rails, while TPS62008DGSR provides higher output for analog subsystems - both retain full pin compatibility and thermal behavior, enabling drop-in voltage variant selection without redesign.
Availability
TPS62004DGSR is available at Aetrix Electronics and suitable for cellular phones, USB-based network modems, digital cameras, and handheld PDAs requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS62004DGSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC-DC conversion for portable and industrial applications.
The TPS6200x product line was designed specifically for ultra-low-power, space-constrained battery-operated devices - delivering high efficiency across wide load ranges while minimizing external component count and PCB footprint.
FAQ
What is the output voltage tolerance of the TPS62004DGSR under full load and temperature range?
The TPS62004DGSR delivers 1.8 V with ±4% tolerance across 0–600 mA load, –40°C to 85°C ambient, and 2–5.5 V input. This specification is verified per TI's SLVS294F datasheet Section 7.5, ensuring reliable operation for 1.8 V logic interfaces without external trimming.
Can the TPS62004DGSR operate from a 2.0 V input while delivering 600 mA at 1.8 V?
Yes - the TPS62004DGSR supports 2.0 V minimum input and achieves 100% duty-cycle operation near dropout. At 2.0 V input and 600 mA load, it maintains 1.8 V output with ~200 mV dropout, confirmed in the "Dropout Voltage vs Load Current" characteristic (Figure 1, SLVS294F).
How does the ILIM pin configuration affect current limiting in the TPS62004DGSR?
Connecting ILIM to GND sets the switch current limit to 600 mA (typical); connecting ILIM to VIN raises it to 1200 mA (typical). This selection directly determines inductor saturation rating and thermal design - both configurations are fully supported and validated in the TPS62004DGSR datasheet.
Is an external feedback resistor divider required for the TPS62004DGSR?
No - the TPS62004DGSR is a fixed-output variant with internal 1.8 V feedback divider. The FB pin is internally connected and must remain unconnected in the circuit; external resistors are only required for the adjustable TPS62000 variant.
What is the purpose of the FC pin on the TPS62004DGSR, and how should it be routed?
The FC pin is a dedicated high-frequency input bypass node requiring a 0.1 µF ceramic capacitor placed directly between FC and GND, adjacent to the VIN and GND pins. This minimizes switching noise injection into the input rail and stabilizes internal bias circuitry - routing FC as a star point improves EMI performance.
TPS62004DGSR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.5V
- Voltage - Output (Max):
- -
- Current - Output:
- 600mA
- Frequency - Switching:
- 750kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSSOP
TPS62004DGSR FAQ
1.How can I place an order for TPS62004DGSR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS62004DGSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS62004DGSR reliable?
The price and inventory of TPS62004DGSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS62004DGSR is usually 5 days.
3.What payment methods are accepted for TPS62004DGSR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS62004DGSR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS62004DGSR?
TPS62004DGSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS62004DGSR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS62004DGSR?
For technical support, including TPS62004DGSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS62004DGSR requirements.
6.How does Aetrix verify that TPS62004DGSR is sourced from the original manufacturer or authorized distributors?
All TPS62004DGSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS62004DGSR meets industry standards.
7.What is the process for return or replacement of TPS62004DGSR?
All TPS62004DGSR units undergo pre-shipment inspection (PSI). If there is an issue with TPS62004DGSR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS62004DGSR part is unused and in its original packaging.
Return procedure for TPS62004DGSR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS62004DGSR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
