Texas Instruments TPS62026DGQ
- Part No.:
- TPS62026DGQ
- Manufacturer:
- Texas Instruments
- Package:
- 10-PowerTFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TPS62026DGQ.pdf
- Description:
- IC REG BUCK 3.3V 600MA 10HVSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:200
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS62026DGQ from Texas Instruments is a fixed-output 3.3 V, 600 mA synchronous step-down DC-DC converter in a 10-pin MSOP PowerPad™ package, operating at 1.25 MHz with up to 95% efficiency and 18 µA quiescent current. It supports input voltages from 2.5 V to 6.0 V and features power-save mode (PFM) at light loads, 100% duty cycle for low-dropout operation, and thermal shutdown protection - ideal for battery-powered portable electronics requiring stable, high-efficiency voltage regulation.
For engineers reviewing the TPS62026DGQ datasheet, TPS62026DGQ pinout, TPS62026DGQ application, or TPS62026DGQ equivalent, key selection considerations include its fixed 3.3 V output, active-high MODE pin logic, integrated softstart, dynamic voltage positioning for transient response, and compatibility with ceramic output capacitors as small as 10 µF.
Technical Context
The TPS62026DGQ implements a voltage-mode synchronous buck topology with input voltage feed-forward control, enabling fast line/load regulation and stable operation with minimal external components. Its internal 0.5 V reference and fixed 3.3 V output eliminate the need for external feedback resistors, simplifying design while maintaining ±3% output accuracy across load and input conditions.
It operates in forced PWM mode when MODE is high and automatic PWM/PFM mode when MODE is low, dynamically switching between 1.25 MHz (PWM) and ~625 kHz (PFM) to sustain high efficiency from 1 mA to 600 mA. The device integrates P-channel and N-channel MOSFETs with on-resistances of 115 mΩ/85 mΩ (typ. at 3.6 V), supporting low-loss conversion and thermal shutdown at 150°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.3 V ±3% - eliminates external resistor divider; enables plug-and-play integration into 3.3 V rail systems. |
| Max Output Current | 600 mA - sufficient to power DSPs, microcontrollers, and USB peripherals without external current boosting. |
| Input Voltage Range | 2.5 V to 6.0 V - compatible with single Li-ion (2.7–4.2 V), 3-cell NiMH/NiCd (3.6 V), and 5 V bus supplies. |
| Switching Frequency | 1.25 MHz (PWM) / 625 kHz (PFM) - enables use of compact 3.3–10 µH inductors and 10 µF ceramic output capacitors. |
| Quiescent Current | 18 µA (typ.) - extends battery life in always-on or low-power standby modes of portable devices. |
| Efficiency | Up to 95% at 3.3 V/300 mA (VI = 3.6 V) - minimizes thermal dissipation in space-constrained handheld PCB layouts. |
| Thermal Shutdown | 150°C (typ.) - protects against sustained overload or poor heatsinking; resumes operation after junction cools to ~150°C. |
Pinout & Package
TPS62026DGQ uses a thermally enhanced 10-pin MSOP PowerPad™ package (3.0 mm × 3.0 mm × 1.0 mm) with an exposed thermal pad that must be soldered to a PCB ground plane for optimal thermal performance and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - EN | Enable input | Active-high digital control: tie to VIN to enable, GND to shut down (0.1 µA shutdown current). |
| 2,3 - VIN | Power input | Dual input pins reduce trace resistance and improve current handling for up to 600 mA load. |
| 4 - GND | Analog ground | Reference for FB and internal bias circuits; must be connected to clean analog ground plane. |
| 5 - FB | Feedback | Internally tied to 3.3 V output - no external resistors required; connects directly to output for fixed-voltage operation. |
| 6 - MODE | Mode control | Active-high logic: high = forced PWM (fixed 1.25 MHz); low = automatic PWM/PFM (efficiency-optimized). |
| 7,8 - SW | Switch node | Drain connection of internal P-channel and N-channel MOSFETs; requires short, low-inductance routing to inductor. |
| 9,10 - PGND | Power ground | High-current return path for switch and inductor; must be tied to PowerPad and separated from analog GND at single point. |
Key Features
| Feature | Design Value |
|---|---|
| Fixed 3.3 V output | Eliminates external feedback resistors and associated layout noise sensitivity - reduces BOM count and improves long-term stability. |
| Dynamic voltage positioning | Maintains output 0.8% above nominal during light load, providing headroom to absorb heavy-load transients without undershoot. |
| 100% duty cycle operation | Enables regulation down to VI ≈ VO + (IO × rDS(on)), extending usable battery range in Li-ion applications (e.g., 3.3 V output from 3.4 V cell). |
| Internal softstart | Staged current limit ramp-up (ILIM/8 → ILIM/4 → ILIM/2 → 1.1 A) prevents input voltage sag during startup from weak sources like coin cells or supercaps. |
| Short-circuit protection | Reduces switching frequency and current limit to 50% when VO drops below 50% of nominal - prevents thermal runaway during fault conditions. |
Applications
| PDA & Pocket PC Power Supply | USB-Powered Modem Regulation |
|---|---|
Use Scenario: Regulating 5 V USB input to stable 3.3 V for baseband processor, RF transceiver, and memory interface in compact modems. IC Role / Device Role / Timing Role: Primary step-down regulator delivering continuous 3.3 V/450 mA with <1% ripple under dynamic load switching. Use Value: Enables direct USB bus powering without external LDO; 1.25 MHz switching avoids interference with USB 2.0 high-speed signaling. |
Use Scenario: Converting single Li-ion battery (2.7–4.2 V) to regulated 3.3 V for ARM-based application processor and Wi-Fi chipset in handheld PDAs. IC Role / Device Role / Timing Role: Main system power supply with dynamic voltage positioning to maintain core voltage during CPU burst activity. Use Value: 18 µA quiescent current extends standby time; 100% duty cycle sustains operation until battery reaches 3.4 V. |
| Notebook Subsystem Rail | xDSL Line Card Bias Supply |
Use Scenario: Generating 3.3 V for PCIe slot controller, SMBus interface, and sensor hub in ultraportable notebooks. IC Role / Device Role / Timing Role: Secondary buck converter synchronized to system PMIC timing; supports dynamic MODE pin control via EC firmware. Use Value: MSOP PowerPad™ package fits tight board real estate; thermal shutdown prevents damage during fan failure or dust clogging. |
Use Scenario: Providing clean 3.3 V bias to ADSL2+ line driver ICs and analog front-end in DSLAM line cards. IC Role / Device Role / Timing Role: Low-noise, high-efficiency local regulator decoupled from noisy 12 V or 5 V backplane supplies. Use Value: 95% peak efficiency reduces heat in densely packed line card; 1.25 MHz frequency avoids interference with DSL band signals (up to 2.2 MHz). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62026DRC | Same electrical specs, but in 3×3 mm QFN package with 48.7°C/W θJA vs. DGQ's 60°C/W - lower thermal resistance enables higher ambient operation. | Requires different PCB footprint and reflow profile; lacks MSOP lead-form for manual prototyping or through-hole test fixtures. | Select DRC for production designs prioritizing thermal performance and board area; DGQ preferred for evaluation or legacy MSOP-compatible layouts. |
| TPS62040DGQ | Higher 2-A output, 3-MHz switching, and wider 2.5–6.0 V input, but fixed 3.3 V version (TPS62040DGQ) has 25 µA IQ and no PFM mode - less efficient below 50 mA. | Over-specified for 600-mA use cases; higher cost and faster switching require stricter EMI filtering and smaller inductors (1–2.2 µH). | Choose TPS62040DGQ only if future-proofing for higher current or tighter transient response is required; TPS62026DGQ remains optimal for cost- and efficiency-sensitive 600-mA designs. |
Compared with TPS62026DRC, the TPS62026DGQ offers easier hand-soldering and legacy footprint compatibility but trades 11.3°C/W higher thermal resistance; versus TPS62040DGQ, it delivers superior light-load efficiency and simpler magnetics at the expense of peak current headroom.
Availability
TPS62026DGQ is available at Aetrix Electronics and suitable for PDA power management, USB modem regulation, and notebook subsystem rails requiring stable component supply, consistent parametric performance, and long-term industrial availability.
Supply support for TPS62026DGQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-efficiency DC-DC conversion for portable and industrial systems.
The TPS6202x family was designed specifically for battery-powered portable electronics - emphasizing ultra-low quiescent current, small solution size, and seamless transition between PWM and PFM modes to maximize runtime across varying load profiles.
FAQ
What is the output voltage tolerance of the TPS62026DGQ under full load and temperature variation?
The TPS62026DGQ maintains a fixed 3.3 V output with ±3% tolerance across the full operating range: input voltage 2.5 V to 6.0 V, output current 0–600 mA, and ambient temperature –40°C to 85°C. This specification is guaranteed by internal trimming of the 0.5 V reference and feedback amplifier, and confirmed in the Electrical Characteristics table under "Fixed output voltage" test conditions.
Does the TPS62026DGQ require external feedback resistors to set its output voltage?
No, the TPS62026DGQ does not require external feedback resistors. As a fixed-output variant, its internal feedback network is factory-trimmed to deliver 3.3 V. Pin 5 (FB) is internally connected to the output; per the datasheet, it must be tied directly to the 3.3 V rail - no resistor divider or compensation components are needed.
How does the MODE pin function on the TPS62026DGQ, and what logic level triggers PWM mode?
The MODE pin on the TPS62026DGQ is active-high: pulling MODE high (≥1.4 V) forces fixed-frequency PWM operation at 1.25 MHz, while pulling MODE low (≤0.4 V) enables automatic PWM/PFM mode. This differs from the TPS62021, which uses active-low logic. The MODE pin state directly controls whether the device optimizes for noise immunity (PWM) or light-load efficiency (PFM).
Can the TPS62026DGQ operate with a 2.7 V input and still regulate 3.3 V output?
No - the TPS62026DGQ cannot boost voltage and requires VI ≥ VO to regulate. With a fixed 3.3 V output, the minimum valid input is 3.3 V (plus dropout margin). At light loads, 100% duty cycle allows regulation down to VI ≈ 3.4 V (calculated using IO, rDS(on), and inductor DCR), but 2.7 V input is below operational range and will trigger undervoltage lockout.
What thermal derating applies to the TPS62026DGQ in its MSOP PowerPad™ package at 70°C ambient?
At TA = 70°C, the TPS62026DGQ in the DGQ package has a maximum power dissipation rating of 917 mW (per the Package Dissipation Ratings table). Assuming typical 90% efficiency at 3.3 V/600 mA, power dissipation is ~220 mW - well within limits. Derating begins above 70°C; at 85°C ambient, max allowable dissipation drops to 667 mW, still sufficient for full-load operation with proper PCB copper area.
TPS62026DGQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-PowerTFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 600mA
- Frequency - Switching:
- 1.25MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-HVSSOP
TPS62026DGQ FAQ
1.How can I place an order for TPS62026DGQ through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS62026DGQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS62026DGQ reliable?
The price and inventory of TPS62026DGQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS62026DGQ is usually 5 days.
3.What payment methods are accepted for TPS62026DGQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS62026DGQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS62026DGQ?
TPS62026DGQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS62026DGQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS62026DGQ?
For technical support, including TPS62026DGQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS62026DGQ requirements.
6.How does Aetrix verify that TPS62026DGQ is sourced from the original manufacturer or authorized distributors?
All TPS62026DGQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS62026DGQ meets industry standards.
7.What is the process for return or replacement of TPS62026DGQ?
All TPS62026DGQ units undergo pre-shipment inspection (PSI). If there is an issue with TPS62026DGQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS62026DGQ part is unused and in its original packaging.
Return procedure for TPS62026DGQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS62026DGQ Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

