My Inquiry
My Account
Texas Instruments TPS62054DGS
- Part No.:
- TPS62054DGS
- Manufacturer:
- Texas Instruments
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TPS62054DGS.pdf
- Description:
- IC REG BUCK 1.8V 800MA 10VSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:134
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS62054DGS from Texas Instruments is a fixed-output 1.8 V, 800-mA synchronous step-down DC-DC converter in a 10-pin VSSOP (DGS) package, featuring 850 kHz fixed-frequency PWM operation, 12 µA typical quiescent current in power-save mode, and integrated P/N-channel MOSFETs - deployed in battery-powered portable electronics requiring stable low-voltage rail generation.
For engineers reviewing the TPS62054DGS datasheet, TPS62054DGS pinout, TPS62054DGS application, or TPS62054DGS equivalent, key selection considerations include its 1.8 V fixed output with ±3% tolerance, 2.7–10 V input range, SYNC-controlled PWM/PSM mode switching, open-drain PG/LBO outputs, and thermal shutdown protection - all validated for handheld and low-power embedded systems.
Technical Context
The TPS62054DGS implements voltage-mode PWM control with input voltage feed-forward for fast line/load regulation, operating at 850 kHz nominal frequency and supporting external synchronization from 600 kHz to 1.2 MHz. Its internal 700–1300 kΩ feedback divider sets the 1.8 V output, eliminating external resistors.
It integrates dual MOSFETs (P-channel RDS(on) ≤ 850 mΩ at 2.7 V, N-channel ≤ 550 mΩ), supports 100% duty cycle for low-dropout operation, and transitions automatically between forced-PWM (SYNC = HIGH) and pulse-frequency modulation (SYNC = LOW) to maintain >93% efficiency across 10 mA–800 mA loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.8 V ±3% - eliminates need for external feedback resistors; suitable for core logic and I/O rails of low-voltage microcontrollers. |
| Max Output Current | 800 mA - supports moderate-power digital loads including DSPs, FPGAs, and interface ICs without external current boosting. |
| Input Voltage Range | 2.7 V to 10 V - compatible with single/dual Li-ion, 3–5-cell alkaline/NiMH batteries, and intermediate system rails. |
| Quiescent Current | 12 µA typical in power-save mode - extends battery life in standby/sleep states of portable devices. |
| Switching Frequency | 850 kHz nominal; syncable 600–1200 kHz - enables use of compact 10 µH inductors and 22 µF ceramic output capacitors. |
| Protection Features | Thermal shutdown, overcurrent limit (~1.2 A peak), undervoltage lockout (1.6 V), and soft-start - ensures robust startup and fault recovery without external circuitry. |
| Package | 10-pin VSSOP (DGS), 3.0 mm × 3.0 mm - surface-mount footprint optimized for space-constrained PCB layouts in handheld form factors. |
Pinout & Package
TPS62054DGS uses a 10-pin VSSOP (DGS) package with exposed thermal pad (not electrically connected). Pin numbering follows standard top-view orientation with Pin 1 at bottom-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 1) | Power input | Accepts 2.7–10 V supply; requires local 10 µF ceramic decoupling for stability and EMI reduction. |
| LBO (Pin 2) | Open-drain low-battery output | Sinks current when LBI voltage falls below 1.21 V; requires external pullup to enable system-level battery monitoring. |
| GND (Pin 3) | Analog ground reference | Signal return for FB, PG, LBI; must be routed separately from PGND to minimize noise coupling. |
| PG (Pin 4) | Open-drain power-good output | Floats high when VOUT ≥ 95% of 1.8 V; needs pullup to VOUT for sequenced power-up signaling. |
| FB (Pin 5) | Feedback input | Internally tied to fixed 1.8 V divider; unused in TPS62054DGS - leave unconnected or tie to GND per datasheet guidance. |
| LBI (Pin 6) | Low-battery comparator input | Monitors external battery voltage via resistor divider; trip point 1.21 V ±1.5%; disabled when EN = LOW. |
| SYNC (Pin 7) | Mode control input | HIGH → forced PWM (low-noise); LOW → auto PFM/PWM (high-efficiency); floating not recommended. |
| EN (Pin 8) | Enable input | Active-high logic; <0.3 V disables device, reducing supply current to <2 µA; supports pushbutton sequencing. |
| SW (Pin 9) | Switch node | Connects to inductor; carries high di/dt switching current - requires short, wide trace and Kelvin grounding. |
| PGND (Pin 10) | Power ground | High-current return path for MOSFETs and inductor; must connect directly to VIN capacitor ground and inductor ground. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Synchronous Power Stage | Eliminates external rectifier diode, improving efficiency by ~10% vs asynchronous designs and enabling 800 mA continuous output in DGS package. |
| Programmable Operating Mode | SYNC pin selects between low-noise fixed-frequency PWM (for EMI-sensitive audio/RF sections) or adaptive PFM/PWM (for max battery runtime). |
| Internal Soft-Start | Digital ramp limits inrush current during startup, preventing input voltage sag on weak sources like coin cells or aging batteries. |
| Power-Good and Low-Battery Outputs | Two independent open-drain status signals (PG/LBO) allow host MCU to monitor rail health and battery state without additional supervisor ICs. |
| Thermal and Overcurrent Protection | Automatic shutdown at 145°C junction temperature and current limiting at ~1.2 A prevent damage during overload or poor heatsinking conditions. |
Applications
| Cellular Handsets | Digital Cameras |
|---|---|
Use Scenario: Powering baseband processor core voltage (1.8 V) in GSM/UMTS feature phones with single Li-ion battery input. IC Role / Device Role / Timing Role: Primary step-down regulator delivering regulated 1.8 V at up to 800 mA with dynamic load response to CPU burst activity. Use Value: Maintains >93% efficiency across 10–800 mA load range and supports 100% duty cycle for extended battery life near end-of-discharge. | Use Scenario: Supplying image sensor and ISP logic rails in compact digital still cameras powered by AA/AAA alkaline packs. IC Role / Device Role / Timing Role: Fixed 1.8 V converter operating from 3–5-cell input (4.5–7.5 V), synchronized to system clock to reduce EMI in analog imaging path. Use Value: 12 µA quiescent current extends standby time; PG signal enables precise power sequencing with flash controller and memory subsystems. |
| Handheld PDAs | Low-Power DSP Systems |
Use Scenario: Generating 1.8 V core supply for ARM9-based PDA SoC with intermittent high-current LCD backlight and touch controller loads. IC Role / Device Role / Timing Role: Main system regulator with LBO monitoring battery voltage to trigger graceful OS shutdown before brownout. Use Value: Integrated LBI comparator with 1.21 V threshold and 15 mV hysteresis avoids external supervisor, saving BOM cost and board area. | Use Scenario: Providing clean 1.8 V supply to TI C55x DSP in portable medical or industrial data loggers running from 2-cell Li-ion. IC Role / Device Role / Timing Role: High-efficiency buck converter with forced PWM mode enabled during active processing to suppress switching noise in analog front-end. Use Value: SYNC-controlled mode switching allows real-time adaptation: PFM for sleep, PWM for computation - optimizing both runtime and signal integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62052DGS | Fixed 1.5 V output; identical pinout, package, and feature set. | Targets 1.5 V core rails (e.g., certain FPGA I/O banks or legacy ASICs) instead of 1.8 V logic. | Select when system requires 1.5 V rather than 1.8 V - no layout change needed, but verify load regulation and transient response match. |
| TPS62056DGS | Fixed 3.3 V output; same DGS package, thermal specs, and functional modes. | Used for 3.3 V I/O, USB PHY, or peripheral interfaces where higher voltage simplifies level translation. | Choose for 3.3 V system rails; note wider input range (3.75–10 V) and slightly lower efficiency at light loads due to higher VOUT. |
Compared with TPS62054DGS, TPS62052DGS delivers lower output voltage for tighter core domains, while TPS62056DGS provides higher rail voltage for interface compatibility - all share identical thermal performance, protection features, and PCB footprint, enabling family-based design reuse.
Availability
TPS62054DGS is available at Aetrix Electronics and suitable for cellular handsets, digital cameras, handheld PDAs, and low-power DSP systems requiring stable component supply, long-term manufacturability, and automotive-grade reliability validation.
Supply support for TPS62054DGS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader designing analog, embedded processing, and connectivity solutions for industrial, automotive, and personal electronics markets.
The TPS6205x product line delivers highly integrated, efficient synchronous buck converters targeting portable battery-powered equipment - emphasizing low quiescent current, small solution size, and robust protection for space- and energy-constrained applications.
FAQ
What is the output voltage accuracy of the TPS62054DGS under full load and temperature range?
The TPS62054DGS guarantees ±3% output voltage tolerance across the full operating junction temperature range (–40°C to 125°C) and load current range (0–600 mA), as specified in the Electrical Characteristics table of the SLVS432F datasheet. This accuracy holds for input voltages from 2.7 V to 10 V and reflects the precision of its internal 1.8 V feedback divider network.
Can the TPS62054DGS operate with an input voltage below 2.7 V?
No, the TPS62054DGS has a minimum recommended input voltage of 2.7 V per the Recommended Operating Conditions table. Below this, undervoltage lockout activates at 1.6 V, and the device will not regulate. Attempting operation below 2.7 V may result in unstable output, dropout, or failure to start - use only within the 2.7–10 V range specified for reliable TPS62054DGS performance.
How does the SYNC pin affect efficiency and noise in the TPS62054DGS?
When SYNC = LOW (GND), the TPS62054DGS enters power-save mode, reducing switching frequency and quiescent current to ~12 µA - maximizing efficiency at light loads. When SYNC = HIGH (>1.5 V), it forces fixed-frequency PWM operation at 850 kHz, raising light-load quiescent current but delivering lower output ripple and predictable EMI for noise-sensitive circuits - a direct trade-off managed entirely by the TPS62054DGS SYNC logic.
Is an external feedback resistor network required for the TPS62054DGS?
No - the TPS62054DGS is a fixed-output variant with an internal resistor divider setting 1.8 V. The FB pin is internally connected and must be left unconnected or tied to GND per TI's layout recommendations; adding external resistors would disrupt regulation and is incompatible with the TPS62054DGS design.
What thermal derating applies to the TPS62054DGS at elevated ambient temperatures?
The TPS62054DGS has a maximum junction temperature of 150°C and thermal resistance RθJA = 154°C/W in the DGS package. At 85°C ambient, with 800 mA output and typical efficiency (~93%), power dissipation is ~115 mW - resulting in ~97°C junction rise, well within safe margin. Derating begins above 85°C ambient; consult the Thermal Information section of SLVS432F for detailed RθJB and ψJB values to model board-level cooling for the TPS62054DGS.
TPS62054DGS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 10V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Current - Output:
- 800mA
- Frequency - Switching:
- 850kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSSOP
TPS62054DGS FAQ
1.How can I place an order for TPS62054DGS through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS62054DGS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS62054DGS reliable?
The price and inventory of TPS62054DGS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS62054DGS is usually 5 days.
3.What payment methods are accepted for TPS62054DGS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS62054DGS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS62054DGS?
TPS62054DGS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS62054DGS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS62054DGS?
For technical support, including TPS62054DGS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS62054DGS requirements.
6.How does Aetrix verify that TPS62054DGS is sourced from the original manufacturer or authorized distributors?
All TPS62054DGS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS62054DGS meets industry standards.
7.What is the process for return or replacement of TPS62054DGS?
All TPS62054DGS units undergo pre-shipment inspection (PSI). If there is an issue with TPS62054DGS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS62054DGS part is unused and in its original packaging.
Return procedure for TPS62054DGS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS62054DGS Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
