My Inquiry
My Account
Texas Instruments TPS62056DGS
- Part No.:
- TPS62056DGS
- Manufacturer:
- Texas Instruments
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TPS62056DGS.pdf
- Description:
- IC REG BUCK 3.3V 800MA 10VSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,036
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS62056DGS from Texas Instruments is a fixed-output 3.3 V, 800-mA synchronous step-down DC-DC converter in a 10-pin VSSOP (DGS) package, featuring 850 kHz fixed-frequency PWM operation, 12 µA typical quiescent current, and integrated N-/P-channel MOSFETs - deployed in battery-powered handheld devices requiring stable low-noise power delivery.
For engineers reviewing the TPS62056DGS datasheet, TPS62056DGS pinout, TPS62056DGS application, or TPS62056DGS equivalent, key selection considerations include its 2.7–10 V input range, ±3% output voltage tolerance at 3.3 V, 100% duty cycle capability for low-dropout operation, and standard LBI/LBO low-battery monitoring functionality.
Technical Context
The TPS62056DGS implements voltage-mode PWM control with input voltage feed-forward for fast line/load transient response and uses an internal 0.5 V reference to regulate its fixed 3.3 V output via a 1 MΩ internal feedback divider (R1 + R2 = 1000 kΩ). Its 850 kHz oscillator enables compact external components (e.g., 10 µH inductor, 22 µF output capacitor).
It supports dual operating modes: forced PWM (SYNC = HIGH) for low-noise fixed-frequency operation up to 1.2 MHz, and PFM/PWM hybrid mode (SYNC = LOW) for high efficiency across light-to-heavy loads - entering power-save mode below ~100–200 mA average load depending on input voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.3 V ±3% over 0–600 mA load and 3.75–10 V input - ensures stable logic rail for microcontrollers and peripherals. |
| Max Output Current | 800 mA continuous - sufficient for powering DSP cores, RF front-ends, or multi-rail PMIC subsystems from single-cell Li-ion. |
| Input Voltage Range | 2.7 V to 10 V - supports 1–2 cell Li-ion (3.0–8.4 V), 3–5 cell alkaline/NiMH (4.5–7.5 V), and wide industrial input sources. |
| Quiescent Current | 12 µA typical in active PFM mode - extends battery life in always-on sensor or standby applications. |
| Switching Frequency | 850 kHz typical (600–1000 kHz range) - enables use of small 10 µH shielded inductors and ceramic capacitors without audible noise. |
| Efficiency | Up to 93% at 300 mA / 7.2 VIN → 3.3 VOUT - minimizes thermal rise in space-constrained portable enclosures. |
| Shutdown Current | <2 µA - critical for zero-power shutdown states in battery-backed real-time clocks or memory retention circuits. |
| Thermal Resistance | RθJA = 154 °C/W - requires minimal PCB copper area for thermal management in standard 2-layer layouts. |
Pinout & Package
TPS62056DGS is housed in a 10-pin VSSOP (DGS) package measuring 3.00 mm × 3.00 mm with 0.5 mm pitch, optimized for high-density portable PCBs and compatible with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 1) | Power input | Accepts 2.7–10 V supply; connects to bulk input capacitor (10 µF ceramic) and must be decoupled close to the pin. |
| LBO (Pin 2) | Open-drain low-battery output | Sinks current when LBI voltage falls below 1.21 V; requires external pull-up to VOUT or another rail ≤6 V. |
| GND (Pin 3) | Analog ground | Reference for FB, PG, LBI; must be connected to quiet analog ground plane, separate from PGND where possible. |
| PG (Pin 4) | Open-drain power-good output | Floats high when VOUT ≥95% of nominal (3.135 V); requires external pull-up; invalid for first 250 µs after enable. |
| FB (Pin 5) | Feedback input | Internally tied to fixed 3.3 V divider; not used externally - leave unconnected for TPS62056DGS. |
| LBI (Pin 6) | Low-battery input | Monitors battery voltage via external resistor divider; trip point = 1.21 V ±1.5%; disable by tying to GND if unused. |
| SYNC (Pin 7) | Mode control input | LOW = PFM/PWM auto-switching; HIGH = forced PWM; floating = internal 850 kHz oscillator. |
| EN (Pin 8) | Enable input | Active-high logic; pulls device into shutdown (<2 µA IQ) when LOW; supports push-button sequencing via RC network. |
| SW (Pin 9) | Switch node | Connects to inductor; carries high di/dt switching current - requires short, low-inductance trace and adjacent PGND pour. |
| PGND (Pin 10) | Power ground | Return path for SW and internal MOSFETs; must be tied to VIN capacitor ground and inductor ground with low-impedance connection. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Synchronous Rectification | Eliminates external Schottky diode, reducing BOM count and improving efficiency by ~10% vs. asynchronous designs. |
| 100% Duty Cycle Operation | Enables dropout as low as VOUT − VDS(ON), supporting operation down to ~3.4 V input for 3.3 V output under light load. |
| Internal Soft-Start | Digital soft-start limits inrush current to <1 A during startup, preventing input rail collapse on weak batteries or high-ESR sources. |
| Overtemperature & Overcurrent Protection | Thermal shutdown at 145°C and cycle-by-cycle current limiting (1.0–1.4 A) prevent damage during fault conditions. |
| Low-Noise Forced PWM Mode | SYNC = HIGH disables PFM, fixing frequency at 850 kHz ±15% - simplifies EMI filtering and avoids sub-audible beat frequencies. |
| Standard LBI/LBO Monitoring | Provides system-level battery health awareness without external supervisor IC - reduces component count in portable designs. |
Applications
| Cellular Handsets | Digital Cameras |
|---|---|
Use Scenario: Powering baseband processor, RF transceiver, and display backlight from single-cell Li-ion battery (3.0–4.2 V). IC Role / Device Role / Timing Role: Primary 3.3 V system rail regulator delivering up to 800 mA with tight load regulation and low quiescent current during sleep modes. Use Value: Maintains stable 3.3 V under dynamic load steps (e.g., TX burst) while extending talk time via 12 µA PFM quiescent current. | Use Scenario: Supplying image sensor, ISP, and SD card interface in compact digital camera with alkaline/NiMH battery pack. IC Role / Device Role / Timing Role: Fixed 3.3 V core supply enabling fast wake-up from standby and consistent timing for sensor readout and data transfer. Use Value: 850 kHz switching allows miniature 10 µH inductor and avoids audible coil whine during video capture or autofocus. |
| Handheld PDAs | Low-Power DSP Systems |
Use Scenario: Providing regulated 3.3 V for ARM-based application processor, touchscreen controller, and NAND flash in organizer-class PDA. IC Role / Device Role / Timing Role: Main system power converter with PG signal used to gate peripheral power-on sequencing and LBO for battery warning UI. Use Value: Internal 1 MΩ feedback divider eliminates external resistors; PG and LBO pins reduce need for discrete supervisors. | Use Scenario: Generating clean 3.3 V supply for TI C5000-series DSPs in portable audio analyzers or voice recorders. IC Role / Device Role / Timing Role: Low-noise, high-efficiency buck converter operating in forced PWM mode to avoid spectral interference with analog audio paths. Use Value: SYNC-controlled fixed-frequency operation suppresses switching artifacts in ADC/DAC bandwidth, preserving SNR. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62052DGS | Fixed 1.5 V output; identical pinout, package, and feature set except output voltage and internal divider ratio. | Used where 1.5 V core rail required (e.g., DDR memory termination, low-voltage logic), not interchangeable for 3.3 V systems. | Select only if target output voltage matches - no external component changes needed beyond verifying load compatibility. |
| TPS62054DGS | Fixed 1.8 V output; same DGS package, thermal specs, and functional pins - differs only in output voltage and internal feedback network. | Applicable in 1.8 V I/O or core domains (e.g., FPGA banks, USB PHY), but incompatible with 3.3 V logic interfaces without level shifting. | Valid alternative only for voltage-specific redesigns; verify LDO post-regulation or level-shifter requirements if substituting into existing 3.3 V design. |
Compared with TPS62052DGS and TPS62054DGS, the TPS62056DGS provides the precise 3.3 V rail required for legacy microcontroller I/O, USB signaling, and analog front-ends - making it non-interchangeable without circuit modification, despite identical packaging and control architecture.
Availability
TPS62056DGS is available at Aetrix Electronics and suitable for cellular handsets, digital cameras, handheld PDAs, low-power DSP systems, and battery-powered instrumentation requiring stable component supply and long-term manufacturability.
Supply support for TPS62056DGS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-efficiency DC-DC conversion.
The TPS6205x product line was designed specifically for portable battery-powered applications demanding high efficiency across wide load ranges, minimal external components, and integrated battery monitoring - targeting space- and power-constrained handheld electronics.
FAQ
What is the output voltage accuracy of the TPS62056DGS over temperature and load?
The TPS62056DGS delivers a fixed 3.3 V output with ±3% tolerance across the full operating range: –40°C to 85°C ambient temperature, 0–600 mA load current, and 3.75–10 V input voltage. This specification is guaranteed by TI's production testing and reflects worst-case deviation including initial accuracy, line regulation (5.2 mV/V), and load regulation (0.0045%/mA).
Can the TPS62056DGS operate with an input voltage lower than 3.3 V?
No - the TPS62056DGS requires a minimum input voltage of 3.75 V for guaranteed 3.3 V output regulation, per its Recommended Operating Conditions table. Although it supports down to 2.7 V input, output regulation cannot be maintained below 3.75 V due to the 100% duty cycle limit and internal MOSFET RDS(ON) losses; attempting sub-3.75 V operation risks undervoltage dropout and instability.
How does the SYNC pin affect efficiency and noise performance of the TPS62056DGS?
When SYNC is pulled HIGH (>1.5 V), the TPS62056DGS operates in forced fixed-frequency PWM mode - eliminating PFM frequency variation and enabling predictable EMI filtering, but reducing light-load efficiency (e.g., ~70% at 10 mA vs. ~85% in PFM). When SYNC is LOW (GND), it enters auto-switching PFM/PWM mode, maximizing efficiency across 10 µA–800 mA loads at the cost of variable switching frequency.
Is external feedback compensation required for the TPS62056DGS?
No - the TPS62056DGS uses an internal compensated voltage-mode control loop optimized for standard 10 µH inductors and 22 µF ceramic output capacitors. Its fixed 3.3 V configuration includes factory-trimmed compensation; no external RC network is needed, and the FB pin is internally connected and must remain unconnected in PCB layout.
What is the function of the LBI and LBO pins on the TPS62056DGS?
The LBI (Low-Battery Input) pin monitors battery voltage via an external resistor divider; it triggers the open-drain LBO (Low-Battery Output) pin to go LOW when the divided voltage falls below 1.21 V ±1.5%. For the TPS62056DGS, this provides system-level battery depletion warning without external supervisor ICs - LBO requires an external pull-up, and LBI should be tied to GND if unused.
TPS62056DGS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 10V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 800mA
- Frequency - Switching:
- 850kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSSOP
TPS62056DGS FAQ
1.How can I place an order for TPS62056DGS through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS62056DGS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS62056DGS reliable?
The price and inventory of TPS62056DGS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS62056DGS is usually 5 days.
3.What payment methods are accepted for TPS62056DGS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS62056DGS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS62056DGS?
TPS62056DGS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS62056DGS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS62056DGS?
For technical support, including TPS62056DGS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS62056DGS requirements.
6.How does Aetrix verify that TPS62056DGS is sourced from the original manufacturer or authorized distributors?
All TPS62056DGS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS62056DGS meets industry standards.
7.What is the process for return or replacement of TPS62056DGS?
All TPS62056DGS units undergo pre-shipment inspection (PSI). If there is an issue with TPS62056DGS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS62056DGS part is unused and in its original packaging.
Return procedure for TPS62056DGS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS62056DGS Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
