Texas Instruments TPS62120DCNR
- Part No.:
- TPS62120DCNR
- Manufacturer:
- Texas Instruments
- Package:
- SOT-23-8
- Datasheet:
-
TPS62120DCNR.pdf
- Description:
- IC REG BUCK ADJ 75MA SOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:17,883
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS62120DCNR from Texas Instruments is a highly efficient synchronous step-down DC-DC converter optimized for ultra-low-power applications, supporting 2 V to 15 V input voltage, 1.2 V to 5.5 V adjustable output voltage, up to 75 mA output current, and 96% peak efficiency - deployed in energy harvesting nodes and low-power RF transceivers.
For engineers reviewing the TPS62120DCNR datasheet, TPS62120DCNR pinout, TPS62120DCNR application, or TPS62120DCNR equivalent, key selection criteria include its 11-µA quiescent current in power-save mode, open-drain power-good (PG) and SGND discharge outputs, hysteretic PFM/PWM control architecture, and SOT-23-8 package compatibility with space-constrained battery-powered systems.
Technical Context
The TPS62120DCNR employs a hysteretic control scheme that automatically transitions between pulse frequency modulation (PFM) at light loads and quasi-fixed-frequency PWM at higher loads, enabling stable regulation with minimal external components. Its internal 0.8-V reference and feedback comparator drive switching based on FB voltage deviation, while minimum ON/OFF times (700 ns / 60 ns) ensure robust operation across wide VIN–VOUT differentials.
It integrates dual MOSFET switches (RDS(ON) = 1.75 Ω high-side / 1.2 Ω low-side at VIN = 8 V), thermal shutdown (150°C), undervoltage lockout (2.5 V rising / 1.85 V falling), and soft-start with ~15 mV/µs ramp rate. The PG and SGND pins provide system-level monitoring and controlled output discharge during shutdown - functions absent in the pin-compatible TPS62122.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2 V to 15 V - supports single-cell LiFePO₄, multi-cell alkaline, and 9–12 V industrial rails without pre-regulation. |
| Output Current | Up to 75 mA - sufficient for ultra-low-power MCUs (e.g., MSP430FRxx), RF SoCs (e.g., CC2652R), and sensor signal chains. |
| Quiescent Current | 11 µA typical in PFM mode - enables >1-year battery life in wake-sleep IoT endpoints with 10 µA average system load. |
| Switching Frequency | Up to 800 kHz - allows use of compact 18–22 µH inductors (e.g., LPS3015, LQH3NPN) and 4.7 µF ceramic output capacitors. |
| Efficiency | 96% peak at 5 VIN/1.8 VOUT/10 mA - minimizes thermal rise in sealed enclosures and extends runtime in energy-harvesting harvesters. |
| Output Voltage Accuracy | ±2.5% FB threshold tolerance - ensures ±2.5% output regulation over line/load/temperature when using precision resistors. |
| UVLO Threshold | 2.5 V (rising), 1.85 V (falling) - prevents erratic startup from weak sources and enables graceful brownout recovery. |
Pinout & Package
SOT-23-8 package (2.90 mm × 1.63 mm body size), thermally enhanced with exposed pad not present - requires standard SOT-23 footprint and reflow profile.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Power input supply | Accepts 2–15 V; connects to 4.7 µF input capacitor; must meet UVLO thresholds before enable activation. |
| GND | Power ground | Main return path for input/output currents; ties to PCB ground plane; referenced by all internal circuits. |
| VOUT | Regulated output | Connects directly to 4.7 µF output capacitor and load; voltage set via external FB resistor divider. |
| SW | Switch node | Drives external inductor; high dv/dt node requiring tight layout; must not be shorted to VIN/VOUT/GND. |
| EN | Enable control input | Active-high logic; 0.8–1.1 V threshold; must be terminated - floating causes undefined operation. |
| FB | Feedback input | Monitors output via resistor divider; compares to 0.8 V internal reference; sets VOUT = 0.8 × (1 + R1/R2). |
| PG | Open-drain power-good | Asserts low when VOUT drops below 90% nominal; requires external pull-up to ≤5.5 V; sinks 500 µA max. |
| SGND | Discharge switch control | Internal 370-Ω NMOS connects to GND during shutdown; discharges VOUT capacitor when tied to output. |
Key Features
| Feature | Design Value |
|---|---|
| Hysteretic PFM/PWM control | Maintains >90% efficiency from 10 µA to 75 mA load without external compensation components. |
| 100% duty-cycle low-dropout mode | Enables regulation down to VIN = VOUT + IOUT × (RDS(ON)_HS + RL); extends usable battery voltage range. |
| Integrated soft-start | Ramps VOUT at ~15 mV/µs; limits inrush current into pre-biased output caps; prevents input rail collapse. |
| Power-good and discharge outputs | PG signals regulation status; SGND actively discharges output during shutdown - eliminates external FETs. |
| Thermal shutdown with hysteresis | Shuts down at 150°C junction; resumes at 130°C; protects against sustained overload or poor heatsinking. |
Applications
| Wireless Sensor Node | Energy Harvesting System |
|---|---|
Use Scenario: Battery- or vibration-harvested power supplies powering sub-100 µA MCU + BLE radio in predictive maintenance sensors. IC Role / Device Role / Timing Role: Primary voltage regulator converting variable harvester output (2–12 V) to stable 1.8 V or 3.3 V for digital core and RF transceiver. Use Value: 11-µA quiescent current preserves harvested micro-energy; PFM mode enables operation at <10 µA load; PG output validates supply readiness before radio wake-up. |
Use Scenario: Solar or thermal energy harvester powering environmental monitors with intermittent illumination or temperature gradients. IC Role / Device Role / Timing Role: Step-down regulator interfacing high-impedance transducer (e.g., thermoelectric generator) to low-voltage storage capacitor and load. Use Value: 2 V startup enables operation under dim light or low ΔT; 96% efficiency maximizes usable energy; 100% duty cycle sustains regulation as capacitor depletes. |
| Ultra-Low-Power MCU Platform | Industrial Analog Front-End |
Use Scenario: MSP430FR59xx or similar FRAM-based microcontroller running in LPM3/LPM4 with periodic ADC sampling. IC Role / Device Role / Timing Role: Main supply rail generator delivering clean, low-noise 1.8 V from coin cell or supercapacitor. Use Value: Low output ripple in PFM mode avoids ADC reference noise coupling; SGND discharge clears residual charge before deep sleep entry. |
Use Scenario: Precision analog sensor interface (e.g., strain gauge, RTD) requiring stable, low-noise 3.3 V or 5 V for op-amps and ADCs. IC Role / Device Role / Timing Role: Local point-of-load regulator decoupling sensitive analog circuitry from noisy digital supply domains. Use Value: Synchronous design eliminates external diode loss; low RDS(ON) MOSFETs reduce dropout-induced gain error; PG output flags supply faults before data acquisition. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62122DRVR | No PG or SGND pins; 6-pin DFN (2 mm × 2 mm); same 75 mA rating and 2–15 V input range. | Lacks power-good signaling and active output discharge - unsuitable where system-level fault detection or fast shutdown discharge is required. | Select TPS62122DRVR only if board space is critical and PG/SGND functionality is omitted from system design. |
| TPS62740DSSR | Lower IQ (360 nA), 200 mA output, 1.8–5.5 V input; WSON-12 package; no PG/SGND; integrated output discharge FET. | Better suited for coin-cell lifetime extension but lacks TPS62120DCNR's wide VIN range and regulated PG assertion. | Choose TPS62740DSSR for ultra-long-life button-cell applications where input stays within 1.8–5.5 V and PG is unnecessary. |
Compared with TPS62122DRVR and TPS62740DSSR, the TPS62120DCNR uniquely delivers both power-good monitoring and controlled output discharge in a compact SOT-23-8 package - making it the only option among the three for systems requiring verified regulation status and deterministic shutdown behavior.
Availability
TPS62120DCNR is available at Aetrix Electronics and suitable for wireless sensor nodes, energy harvesting systems, ultra-low-power MCU platforms, and industrial analog front-ends requiring stable component supply across extended production lifecycles.
Supply support for TPS62120DCNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader designing analog ICs, embedded processors, and system solutions for industrial, automotive, and personal electronics markets.
The TPS6212x product line was engineered specifically for ultra-low-power, wide-input-voltage DC-DC conversion in energy-constrained environments - emphasizing minimal quiescent current, small external component count, and robust start-up under marginal supply conditions.
FAQ
What is the minimum input voltage required for TPS62120DCNR to start switching?
The TPS62120DCNR requires VIN to exceed the rising undervoltage lockout (UVLO) threshold of 2.5 V (typical) to initiate switching. Once enabled, it remains operational down to the falling UVLO threshold of 1.85 V. Startup time from EN assertion to first switching pulse is typically 50 µs, and the device supports start-up into a pre-biased output capacitor.
Does TPS62120DCNR support adjustable output voltage, and how is it configured?
Yes, TPS62120DCNR supports adjustable output voltage from 1.2 V to 5.5 V using an external resistor divider on the FB pin. With an internal 0.8-V reference, VOUT = 0.8 V × (1 + R1/R2). TI recommends R2 between 82 kΩ and 360 kΩ and total divider resistance ≤1 MΩ; a 22-pF feedforward capacitor (Cff) is required for optimal loop stability.
How does the power-good (PG) output of TPS62120DCNR behave during startup and fault conditions?
The PG output of TPS62120DCNR is an open-drain signal that goes low when FB voltage falls below 90% of its nominal value (e.g., 1.62 V for 1.8 V output) and high-impedance when above 95%. It asserts after a 2-µs delay once regulation is achieved and pulls low during UVLO or shutdown - enabling reliable system power sequencing and fault detection without additional supervision circuitry.
Can TPS62120DCNR operate with a 1.5-V input supply?
No, TPS62120DCNR cannot operate with a 1.5-V input supply. Its absolute minimum operating input voltage is 2 V, and the rising UVLO threshold is 2.5 V - meaning the device will not enable or switch below that level. For sub-2-V inputs, alternative regulators such as the TPS62740 (1.8 V min) or TPS61291 (0.7 V min) must be considered.
What is the purpose of the SGND pin on TPS62120DCNR, and how should it be connected?
The SGND pin on TPS62120DCNR is an open-drain NMOS output (RDS(ON) ≈ 370 Ω) that connects internally to GND during shutdown or UVLO. When tied to VOUT, it actively discharges the output capacitor to prevent lingering voltage that could interfere with system reset or cause latch-up. Leaving SGND unconnected results in high-impedance state during normal operation and safe discharge during fault conditions.
TPS62120DCNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- 1.2V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 75mA
- Frequency - Switching:
- Up to 800kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-8
TPS62120DCNR FAQ
1.How can I place an order for TPS62120DCNR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS62120DCNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS62120DCNR reliable?
The price and inventory of TPS62120DCNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS62120DCNR is usually 5 days.
3.What payment methods are accepted for TPS62120DCNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS62120DCNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS62120DCNR?
TPS62120DCNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS62120DCNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS62120DCNR?
For technical support, including TPS62120DCNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS62120DCNR requirements.
6.How does Aetrix verify that TPS62120DCNR is sourced from the original manufacturer or authorized distributors?
All TPS62120DCNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS62120DCNR meets industry standards.
7.What is the process for return or replacement of TPS62120DCNR?
All TPS62120DCNR units undergo pre-shipment inspection (PSI). If there is an issue with TPS62120DCNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS62120DCNR part is unused and in its original packaging.
Return procedure for TPS62120DCNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS62120DCNR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

