My Inquiry
My Account
Texas Instruments TPS62351DRCR
- Part No.:
- TPS62351DRCR
- Manufacturer:
- Texas Instruments
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS62351DRCR.pdf
- Description:
- IC REG BUCK ADJ 800MA 10VSON
- Quantity:
- Payment:
- Shipping:
Inventory:4,895
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS62351DRCR from Texas Instruments is a 3-MHz synchronous step-down DC-DC converter with I²C-compatible interface, delivering up to 800 mA output current from 2.7 V–5.5 V input, supporting adjustable output voltage (0.9 V–1.6875 V) and operating in Light PFM, Fast PFM, or forced PWM modes for mobile phone core power applications.
For engineers reviewing the TPS62351DRCR datasheet, TPS62351DRCR pinout, TPS62351DRCR application, or TPS62351DRCR equivalent, key selection criteria include I²C programmability (up to 3.4 Mbps), ±2% PWM DC voltage accuracy at 1.10 V/1.50 V default outputs, 35-ns minimum on-time, 28-µA quiescent current in Light PFM mode, and QFN-10 package thermal performance (49°C/W).
Technical Context
The TPS62351DRCR integrates a 6-bit DAC, dual MOSFET gate drivers, and PLL-based 3-MHz oscillator with synchronization capability. Its control architecture supports dynamic voltage scaling via I²C commands, enabling real-time adjustment of output voltage in 12.5-mV steps and mode selection between efficiency-optimized Light PFM and transient-optimized Fast PFM.
It features split internal power domains (PVIN for power stage, AVIN for analog circuitry), dedicated AGND and PGND pins, and built-in discharge resistor (15–50 Ω) for controlled power-down sequencing. The device enters shutdown with <2 µA current when EN is low.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion battery operation with headroom for voltage sag. |
| Output Voltage Range | 0.9 V to 1.6875 V - digitally adjustable via I²C; default outputs are 1.10 V and 1.50 V. |
| Max Output Current | 800 mA - sustained at VI = 2.7 V, enabling compact power delivery for DSP/processor cores. |
| Switching Frequency | 3 MHz (±0.35 MHz) - fixed-frequency operation enables use of sub-2.2-µH inductors and reduces EMI footprint. |
| Quiescent Current | 28 µA typical in Light PFM - extends battery life during light-load standby states in portable devices. |
| I²C Interface Speed | Up to 3.4 Mbps - compatible with High-Speed I²C mode for fast dynamic voltage scaling in SmartReflex™ systems. |
| DC Voltage Accuracy | ±2% in PWM mode - ensures stable core supply under load transients for OMAP™/XSCALE™ processors. |
| Min On-Time | 35 ns - supports high VIN-to-VOUT conversion ratios (e.g., 5.5 V → 0.9 V) without pulse-skipping instability. |
Pinout & Package
TPS62351DRCR is packaged in a 3 mm × 3 mm, 10-pin QFN (DRC) with exposed PowerPAD™ thermally connected to PGND. Pin 1 is PVIN; pin 10 is SW; pin 9 is shared PGND; pin 8 is AGND; pin 7 is EN; pin 5 is VSEL; pins 3 and 4 are SDA and SCL; pin 6 is FB; pin 2 is AVIN.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVIN | Power input for high-side switch | Connects directly to bulk input capacitor; handles peak switching current; separate from AVIN for noise isolation. |
| AVIN | Analog supply input | Powers internal bias, reference, and control logic; must be decoupled near pin to suppress digital switching noise. |
| EN | Enable control input | Active-high; rising edge resets all registers to defaults; must be terminated-no floating connection allowed. |
| VSEL | Mode select input | Hardware-selectable active/sleep mode; also used as I²C address bit; requires external pull-up/down. |
| SDA | I²C bidirectional data line | Open-drain; supports Standard/Fast/High-Speed I²C; used for voltage scaling, mode reconfiguration, and status reads. |
| SCL | I²C clock input | Drives internal timing; accepts up to 3.4 MHz clock for High-Speed mode writes/reads. |
| FB | Feedback sense input | Resistor-divider connected to output; internal 0.4 V reference sets VO = 0.4 V × (1 + R1/R2); high-impedance (700–1000 kΩ). |
| AGND | Analog ground reference | Reference for FB, VREF, and control circuits; must be star-connected to minimize noise coupling into feedback path. |
| PGND | Power ground return | Return path for high-current switch node; tied internally to PowerPAD™; requires low-inductance PCB copper pour. |
| SW | Switch node output | Connects to inductor; carries high di/dt square wave; layout critical to minimize EMI and ringing. |
Key Features
| Feature | Design Value |
|---|---|
| I²C programmability | 6-bit DAC enables 12.5-mV output voltage steps across full range, supporting dynamic voltage scaling for SmartReflex™ compliance. |
| Multi-mode operation | Three selectable operating modes-Light PFM (efficiency-optimized), Fast PFM (transient-optimized), and forced PWM (fixed-frequency)-configured via register or VSEL pin. |
| Thermal protection | Integrated thermal shutdown at 150°C with 20°C hysteresis prevents damage during overload or poor heatsinking in QFN-10 package. |
| Low-noise power-down | Internal 15–50 Ω discharge resistor actively pulls output to ground during shutdown, eliminating hold-up voltage and ensuring clean system reset. |
| Split supply architecture | Dedicated PVIN and AVIN inputs isolate noisy power-switching paths from sensitive analog control circuitry, improving PSRR and stability. |
Applications
| Smartphone Core Power | OMAP™ DSP Supply |
|---|---|
Use Scenario: Dynamic voltage scaling for ARM-based application processors during varying computational loads in LTE smartphones. IC Role / Device Role / Timing Role: Primary core voltage regulator with I²C-controlled output adjustment synchronized to processor DVFS requests. Use Value: Enables >20% reduction in active power consumption by lowering VO from 1.50 V to 1.10 V during idle, leveraging ±2% accuracy and 35-ns min on-time. | Use Scenario: Providing tightly regulated 1.10 V or 1.50 V supply to OMAP™ 2420/2430 DSP cores in handheld multimedia devices. IC Role / Device Role / Timing Role: Synchronous buck converter with Fast PFM mode for rapid load transient response to burst-mode DSP activity. Use Value: Achieves <15 mV undershoot during 100-mA step load with 1-µH inductor, meeting OMAP™ core rail stability requirements. |
| XSCALE™ Microcontroller Core | Digital Camera Baseband |
Use Scenario: Powering Intel XSCALE™ PXA270 microcontroller core in industrial PDAs requiring long battery runtime and thermal robustness. IC Role / Device Role / Timing Role: High-efficiency DC-DC regulator operating in Light PFM mode at light loads (<10 mA), transitioning to PWM above 50 mA. Use Value: Delivers 88% efficiency at 1-mA load and 3-MHz switching, minimizing self-heating in sealed enclosures with QFN-10 thermal resistance of 49°C/W. | Use Scenario: Supplying programmable 0.9 V–1.6875 V core voltage to image signal processor (ISP) and baseband ASIC in compact digital cameras. IC Role / Device Role / Timing Role: Digitally configurable power source supporting multiple operating profiles (capture, playback, standby) via I²C command sequence. Use Value: Reduces bill-of-materials count by replacing three fixed-output regulators with one I²C-programmable device, saving PCB area in 3×3 mm footprint. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62355DRCR | Same QFN-10 package; identical 3-MHz operation and I²C interface; default output voltage 0.90 V (vs. 1.10 V/1.50 V); supports lower 0.75 V minimum output. | Optimized for ultra-low-voltage cores (e.g., sub-1.0 V FPGA I/O banks); lacks VSEL0/VSEL1 pin-selectable defaults of TPS62351DRCR. | Select TPS62355DRCR when design requires 0.75 V minimum output or tighter default at 0.90 V; verify I²C register mapping differs for VSEL bit handling. |
| TPS62360YZGR | 12-pin NanoFree™ CSP; higher 1-A output rating; 2.5-MHz to 4-MHz adjustable frequency; same I²C interface and SmartReflex™ support. | Targeted at next-gen smartphones with higher current demands; CSP package offers better thermal performance but requires finer-pitch assembly. | Choose TPS62360YZGR for >800 mA loads or designs needing frequency tuning; note CSP-12 footprint and solder-reflow profile differ from QFN-10. |
Compared with TPS62351DRCR, TPS62355DRCR provides lower default output and extended voltage range but shares identical control architecture and package, while TPS62360YZGR delivers higher current and frequency flexibility in a smaller CSP form factor-both require PCB layout and firmware validation due to non-drop-in register and pinout differences.
Availability
TPS62351DRCR is available at Aetrix Electronics and suitable for smartphone core power, OMAP™ DSP supply, XSCALE™ microcontroller core, and digital camera baseband applications requiring stable component supply, consistent parametric performance, and long-term production continuity.
Supply support for TPS62351DRCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-efficiency DC-DC conversion for portable electronics.
The TPS6235x product line was designed specifically for battery-powered mobile devices requiring dynamic voltage scaling, ultra-low quiescent current, and minimal solution footprint-targeting core power delivery for OMAP™, XSCALE™, and similar application processors.
FAQ
What is the default output voltage configuration of the TPS62351DRCR?
The TPS62351DRCR has two factory-set default output voltages: 1.10 V (when VSEL0 = 1, VSEL1 = 0) and 1.50 V (when VSEL0 = 0, VSEL1 = 0). These are selected via hardware pins and can be overridden dynamically via the TPS62351DRCR's I²C interface to any value between 0.9 V and 1.6875 V in 12.5-mV steps.
Does the TPS62351DRCR support external clock synchronization?
Yes, the TPS62351DRCR supports external clock synchronization via its SYNC pin, which accepts an external clock signal in the 2.65 MHz to 3.35 MHz range. This allows the TPS62351DRCR to align its 3-MHz switching frequency with other converters in multi-rail systems to reduce beat-frequency EMI.
What is the thermal performance of the TPS62351DRCR in its QFN-10 package?
The TPS62351DRCR in the DRC (QFN-10) package has a junction-to-ambient thermal resistance (θJA) of 49°C/W under JEDEC-standard 4-layer board conditions. At 800 mA load and 3.6 V input, typical power dissipation yields ~1.2 W, resulting in ~60°C junction rise above ambient-well within the 125°C max virtual junction temperature limit.
How does the TPS62351DRCR handle power-down sequencing?
The TPS62351DRCR incorporates an internal 15–50 Ω discharge resistor connected to the output. When the EN pin is pulled low or the EN_DCDC bit is cleared via I²C, this resistor actively discharges the output capacitor, ensuring rapid, controlled ramp-down of VO without external components-critical for reliable system reset in portable devices using the TPS62351DRCR.
Can the TPS62351DRCR operate with a 1-µH inductor?
Yes, the TPS62351DRCR is fully characterized and optimized for use with a 1-µH inductor (e.g., FDK MIPSA2520 series), enabling compact solutions. At 3-MHz operation and 800 mA load, a 1-µH inductor yields acceptable ripple and transient response; the 35-ns minimum on-time ensures stable regulation even at high input-to-output voltage ratios (e.g., 5.5 V → 0.9 V) with this inductance value.
TPS62351DRCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable (Programmable)
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.9V (1.1V, 1.5V)
- Voltage - Output (Max):
- 1.69V
- Current - Output:
- 800mA
- Frequency - Switching:
- 3MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS62351DRCR FAQ
1.How can I place an order for TPS62351DRCR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS62351DRCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS62351DRCR reliable?
The price and inventory of TPS62351DRCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS62351DRCR is usually 5 days.
3.What payment methods are accepted for TPS62351DRCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS62351DRCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS62351DRCR?
TPS62351DRCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS62351DRCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS62351DRCR?
For technical support, including TPS62351DRCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS62351DRCR requirements.
6.How does Aetrix verify that TPS62351DRCR is sourced from the original manufacturer or authorized distributors?
All TPS62351DRCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS62351DRCR meets industry standards.
7.What is the process for return or replacement of TPS62351DRCR?
All TPS62351DRCR units undergo pre-shipment inspection (PSI). If there is an issue with TPS62351DRCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS62351DRCR part is unused and in its original packaging.
Return procedure for TPS62351DRCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS62351DRCR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
