My Inquiry
My Account
Texas Instruments TPS62355DRCR
- Part No.:
- TPS62355DRCR
- Manufacturer:
- Texas Instruments
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS62355DRCR.pdf
- Description:
- IC REG BUCK ADJ 800MA 10VSON
- Quantity:
- Payment:
- Shipping:
Inventory:4,341
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS62355DRCR from Texas Instruments is a 3-MHz synchronous step-down DC-DC converter with I²C-compatible interface, housed in a 10-pin QFN (3 × 3 mm) package. It delivers up to 800 mA output current, supports 0.75 V–1.5375 V programmable output voltage via 6-bit DAC, achieves ±2% PWM DC voltage accuracy, and operates from 2.7 V–5.5 V input - optimized for core power in smartphones and low-voltage DSPs.
For engineers reviewing the TPS62355DRCR datasheet, TPS62355DRCR pinout, TPS62355DRCR application, or TPS62355DRCR equivalent, key selection criteria include I²C-controlled dynamic voltage scaling down to 12.5 mV steps, 35 ns minimum on-time for high duty-cycle operation, Light PFM/Fast PFM/PWM mode selection, 28 µA typical quiescent current, and thermal shutdown at 150°C.
Technical Context
The TPS62355DRCR integrates a 3-MHz fixed-frequency PWM controller with adaptive power-save modes: Light PFM for ultra-low IQ (28 µA), Fast PFM for improved transient response, and forced PWM for noise-sensitive applications. Its internal 6-bit DAC enables precise output voltage programming over I²C at up to 3.4 Mbps, supporting SmartReflex-compliant DVFS in OMAP™/XSCALE™ platforms.
It features dual MOSFET power stage with 275 mΩ (P-ch) and 165 mΩ (N-ch) typical RDS(on) at 3.6 V, 35 ns minimum on-time for high-input-to-output voltage ratios, and integrated discharge resistor (15–50 Ω) for controlled power-down sequencing - all within a 1-mm profile suitable for space-constrained mobile PCBs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - compatible with single-cell Li-ion battery (2.7 V min after discharge) and USB-powered systems. |
| Output Current | 800 mA continuous - sufficient for ARM Cortex-A8/A9 processor cores or baseband DSPs under peak load. |
| Switching Frequency | 3 MHz fixed (±0.35 MHz) - enables use of 1 µH inductors and reduces output ripple without external compensation. |
| Output Voltage Accuracy | ±2% in PWM mode - ensures stable core voltage for sub-1.2 V logic rails with tight regulation tolerance. |
| I²C Interface Speed | Up to 3.4 Mbps (High-Speed mode) - supports rapid DVFS transitions during CPU frequency scaling events. |
| Quiescent Current | 28 µA in Light PFM - extends battery life in standby/sleep states without compromising wake-up latency. |
| Minimum On-Time | 35 ns - allows >90% duty cycle at 3 MHz, enabling 3.6 V → 1.15 V conversion with single-stage efficiency. |
Pinout & Package
TPS62355DRCR uses a 10-pin QFN package (3 mm × 3 mm, 0.5 mm pitch) with exposed PowerPAD™ thermally connected to PGND. Pin 1 is PVIN; pin 10 is SW; pins 9 and A1/B1 are PGND; pin 8 is AGND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVIN | Power input for high-side switch | Connects directly to input bulk capacitor; separate from AVIN to isolate analog supply noise. |
| AVIN | Analog input supply | Bias source for control circuitry; must be decoupled locally to minimize reference noise. |
| EN | Enable input | Active-high logic control; rising edge resets internal registers to default values. |
| VSEL | Mode select input | Hardware-selectable between active/sleep modes; overrides I²C settings when asserted. |
| SDA | I²C bidirectional data line | Open-drain interface requiring external pull-up; supports Fast/High-Speed I²C protocols. |
| SCL | I²C clock input | Drives internal timing for register access; tolerates up to 3.4 MHz clock frequency. |
| FB | Feedback sense input | Resistor-divider connection point for output voltage regulation; 700–1000 kΩ input impedance. |
| AGND | Analog ground reference | Separate ground for feedback and control circuits; must be star-connected to PGND under IC. |
| PGND | Power ground return | High-current return path for MOSFETs and inductor; tied internally to PowerPAD™ for thermal conduction. |
| SW | Switch node | Connection to external inductor; carries high di/dt switching current - requires tight layout and ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| I²C-programmable output voltage | 6-bit DAC enables 12.5 mV steps across 0.75 V–1.5375 V range for precise DVFS in application processors. |
| Three selectable power-save modes | Light PFM (28 µA IQ), Fast PFM (optimized transients), and forced PWM (low-noise, fixed-frequency operation). |
| Thermal shutdown with hysteresis | Triggers at 150°C junction temperature with 20°C hysteresis to prevent cycling during thermal overload. |
| Integrated power-down discharge | 15–50 Ω internal resistor actively discharges output capacitor during shutdown to meet fast-power-off requirements. |
| 3-MHz fixed-frequency operation | Eliminates external frequency-setting components and enables compact filter design with 1 µH inductors. |
Applications
| Smartphone Application Processor Core Supply | DSP-Based Digital Camera Image Processing |
|---|---|
Use Scenario: Dynamic voltage/frequency scaling for ARM-based application processors during varying workload states. IC Role / Device Role / Timing Role: Primary core power regulator with real-time I²C voltage updates synchronized to CPU clock domain changes. Use Value: Enables 12.5 mV fine-grained voltage steps to minimize dynamic power consumption while maintaining timing margins. | Use Scenario: Powering image signal processor (ISP) and video encoder blocks during burst capture and playback. IC Role / Device Role / Timing Role: High-efficiency, low-noise DC-DC supply delivering stable 1.15 V at up to 800 mA with fast load transient recovery. Use Value: 35 ns minimum on-time supports high duty cycle needed for 3.6 V battery → 1.15 V conversion without secondary stages. |
| OMAP™ Platform SmartReflex™ Compliance | Handheld PDA Baseband Subsystem |
Use Scenario: Implementing TI SmartReflex™ Level 3 power management in OMAP3/4 SoC designs. IC Role / Device Role / Timing Role: Programmable LDO replacement with I²C-controlled voltage scaling and mode selection per system state. Use Value: ±2% PWM accuracy ensures compliance with SmartReflex™ voltage tolerance specifications across temperature and load. | Use Scenario: Supplying RF transceiver and baseband ASIC in legacy PDA platforms with tight board area constraints. IC Role / Device Role / Timing Role: Compact, high-frequency buck converter replacing discrete solutions to reduce BOM count and footprint. Use Value: 1-mm component profile and QFN-10 package enable placement under display modules or near RF sections. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62352YZG | 12-pin NanoFree™ CSP package; default output voltage 1.20 V; same 0.75–1.4375 V programmable range and I²C interface. | Requires different PCB layout due to CSP-12 footprint and ball grid; better thermal performance (θJA = 89°C/W vs 49°C/W). | Select when higher thermal margin is required and CSP assembly capability exists. |
| TPS62351DRC | QFN-10 package; default output voltage 1.10 V; wider programmable range (0.9–1.6875 V); identical pinout and I²C protocol. | Supports higher nominal core voltages; otherwise drop-in compatible for layout and firmware. | Select when target application requires 1.10 V default or extended upper voltage limit beyond 1.5375 V. |
Compared with TPS62355DRCR, TPS62352YZG offers superior thermal dissipation in CSP form but demands rework for layout and assembly, while TPS62351DRC provides identical mechanical fit and broader voltage headroom - making it the most direct hardware alternative for existing QFN-10 designs.
Availability
TPS62355DRCR is available at Aetrix Electronics and suitable for smartphone power management, portable imaging systems, OMAP™ platform development, and handheld PDA designs requiring stable component supply with full production traceability.
Supply support for TPS62355DRCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in power management ICs for portable electronics.
The TPS6235x family was designed specifically for battery-powered mobile devices requiring high-efficiency, small-footprint, I²C-programmable DC-DC conversion - targeting core power delivery in smartphones, PDAs, and digital cameras.
FAQ
What is the default output voltage of the TPS62355DRCR?
The TPS62355DRCR has a factory-default output voltage of 0.90 V, as specified in the ordering information table. This value is set by internal hardware logic and can be reprogrammed via its I²C interface to any value between 0.75 V and 1.5375 V in 12.5 mV increments using the 6-bit DAC. The default remains active until overwritten by host processor commands.
Does the TPS62355DRCR support external clock synchronization?
No, the TPS62355DRCR does not support external clock synchronization. Although the SYNC pin is present in the CSP-12 variant (pin B2), it is not implemented in the QFN-10 package used by TPS62355DRCR - confirmed by the "N/A" entry in the PIN ASSIGNMENTS table for QFN pin mapping. The device operates exclusively at its internal 3-MHz oscillator frequency.
What is the maximum output current capability of the TPS62355DRCR?
The TPS62355DRCR delivers up to 800 mA of continuous output current under recommended operating conditions (VI = 2.7 V to 5.5 V, TA = –40°C to 85°C). This rating assumes proper PCB thermal design with the QFN-10 package's 49°C/W junction-to-ambient thermal resistance and adequate copper pour under the PowerPAD™. At VI ≥ 3.2 V, peak current capability increases to 1000 mA per electrical characteristics tables.
How does the TPS62355DRCR manage power-save modes?
The TPS62355DRCR implements three distinct power-save modes: Light PFM (28 µA IQ), Fast PFM (optimized for load transient response), and forced PWM (fixed 3-MHz operation). Mode selection is controlled either by the VSEL pin or via I²C register writes to CONTROL1[4:2]. Light PFM activates automatically below ~10 mA load; Fast PFM improves light-load transient behavior; PWM eliminates frequency variation for EMI-sensitive applications.
Is the TPS62355DRCR RoHS-compliant and lead-free?
Yes, the TPS62355DRCR is RoHS-compliant and lead-free. As a Texas Instruments device manufactured post-2006 and packaged in QFN-10 (DRC) format, it conforms to JEDEC J-STD-020 moisture sensitivity level 2a and meets IPC/JEDEC J-STD-006 solderability requirements. The "R" suffix in TPS62355DRCR denotes tape-and-reel packaging compliant with RoHS Directive 2011/65/EU and subsequent amendments.
TPS62355DRCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable (Programmable)
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.75V (0.9V, 1.15V)
- Voltage - Output (Max):
- 1.54V
- Current - Output:
- 800mA
- Frequency - Switching:
- 3MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS62355DRCR FAQ
1.How can I place an order for TPS62355DRCR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS62355DRCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS62355DRCR reliable?
The price and inventory of TPS62355DRCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS62355DRCR is usually 5 days.
3.What payment methods are accepted for TPS62355DRCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS62355DRCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS62355DRCR?
TPS62355DRCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS62355DRCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS62355DRCR?
For technical support, including TPS62355DRCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS62355DRCR requirements.
6.How does Aetrix verify that TPS62355DRCR is sourced from the original manufacturer or authorized distributors?
All TPS62355DRCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS62355DRCR meets industry standards.
7.What is the process for return or replacement of TPS62355DRCR?
All TPS62355DRCR units undergo pre-shipment inspection (PSI). If there is an issue with TPS62355DRCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS62355DRCR part is unused and in its original packaging.
Return procedure for TPS62355DRCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS62355DRCR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
