My Inquiry
My Account
Texas Instruments TPS62400DRCR
- Part No.:
- TPS62400DRCR
- Manufacturer:
- Texas Instruments
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS62400DRCR.pdf
- Description:
- IC REG BUCK ADJ DL 10VSON
- Quantity:
- Payment:
- Shipping:
Inventory:21,332
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS62400DRCR from Texas Instruments is an adjustable dual synchronous step-down DC-DC converter optimized for battery-powered portable systems. It delivers 400 mA from Channel 1 and 600 mA from Channel 2, operates across 2.5 V–6 V input, supports 0.6 V–VIN output adjustment, and integrates 2.25-MHz fixed-frequency PWM with automatic power-save mode (PFM) at light loads - used in OMAP™ processor core and I/O rail supply.
For engineers reviewing the TPS62400DRCR datasheet, TPS62400DRCR pinout, TPS62400DRCR application, or TPS62400DRCR equivalent, key selection criteria include dual independent enable control (EN1/EN2), DEF_1 analog voltage programming, MODE/DATA one-pin EasyScale™ interface capability, and 180° out-of-phase operation to reduce input ripple current.
Technical Context
The TPS62400DRCR implements two fully independent synchronous buck converters sharing a single 2.25-MHz oscillator with 180° phase shift. Each channel uses internal P-channel and N-channel MOSFETs with separate current-limit comparators (ILIMF = 0.68–0.92 A for CH1, 0.85–1.15 A for CH2) and integrated soft-start (tRAMP = 750 μs).
It supports three operational modes via MODE/DATA: automatic PFM/PWM transition (pin low), forced PWM (pin high), and EasyScale™ serial interface (bidirectional open-drain). Converter 1 output is set by external resistor divider on DEF_1; Converter 2 output is set by external divider on ADJ2 with 33-pF feed-forward capacitor - both referenced to 600-mV internal bandgap.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 2.5 V to 6 V - supports single-cell Li-ion (3.0–4.2 V) or regulated 3.3 V/5 V rails without pre-regulation. |
| Output Current | CH1: 400 mA; CH2: 600 mA - enables simultaneous powering of processor core and memory/I/O rails. |
| Switching Frequency | 2.25 MHz (±12.5%) - allows use of compact 2.2-μH inductors and ceramic capacitors for space-constrained designs. |
| Output Voltage Range | 0.6 V to VIN - supports low-voltage logic (e.g., 0.9 V ARM cores) and higher I/O rails (e.g., 3.3 V peripherals). |
| Quiescent Current | 32 μA (both converters active, no load, PFM mode) - extends battery life in standby states. |
| Shutdown Current | 1.2 μA - minimizes battery drain when system is fully powered down. |
| Accuracy | ±1% in PWM mode (0 mA < IOUT < rated); ±1.5% in PFM mode - ensures stable voltage regulation under dynamic load. |
Pinout & Package
TPS62400DRCR is housed in a thermally enhanced 10-pin VSON package (3.0 mm × 3.0 mm, 0.5-mm pitch) with exposed PowerPAD™ for improved thermal dissipation (RθJB = 20.4 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DEF_1 (Pin 5) | Analog voltage programming input for CH1 | Connects to external resistor divider to set CH1 output from 0.6 V to VIN; not digital-selectable like fixed versions. |
| ADJ2 (Pin 1) | Voltage programming input for CH2 | Requires external resistor divider + 33-pF feed-forward capacitor to set CH2 output; must tie directly to VOUT2 if using EasyScale™. |
| FB1 (Pin 4) | Feedback sense for CH1 | Direct connection to CH1 output required; internal 600-mV reference enables precise closed-loop regulation. |
| SW1 / SW2 (Pins 6 / 10) | Power switch nodes | Drive external 2.2-μH inductors; each integrates P/N-MOSFETs with RDS(ON) ≤ 620 mΩ (P) and ≤ 450 mΩ (N). |
| EN1 / EN2 (Pins 7 / 9) | Independent enable inputs | Active-high control allows staggered startup, dynamic rail sequencing, and individual shutdown for power management. |
| MODE/DATA (Pin 2) | Mode selection & serial interface | Configures PFM/PWM operation or serves as bidirectional EasyScale™ line for real-time VOUT reprogramming. |
| VIN (Pin 3) | Main power input | Supplies both converters; requires local 10-μF ceramic input capacitance near pin for stability and EMI reduction. |
| GND (Pin 8) | Ground reference | Shared ground for both converters; must be connected to PowerPAD™ for optimal thermal and electrical performance. |
Key Features
| Feature | Design Value |
|---|---|
| 180° out-of-phase operation | Reduces RMS input current ripple by ~30%, enabling smaller input capacitors and lower EMI filtering requirements. |
| Integrated soft-start | Controls VOUT ramp-up time (tRAMP = 750 μs) to limit inrush current and prevent system brownouts during power-on. |
| Short-circuit protection | Uses dual current limits (P-MOS and N-MOS) to sustain safe foldback operation without latch-off or thermal shutdown. |
| EasyScale™ one-pin interface | Enables dynamic VOUT adjustment of both channels during operation without additional GPIOs or I²C lines. |
| 100% duty cycle capability | Supports ultra-low dropout operation (e.g., VOUT = 3.3 V from VIN = 3.4 V), critical for end-of-battery-life scenarios. |
Applications
| Mobile Application Processor Core Supply | Portable Media Player Audio Codec Rail |
|---|---|
|
Use Scenario: Powers ARM Cortex-A8 core in smartphone SoC requiring dynamically scaled voltage (0.8–1.2 V) based on CPU load. IC Role / Device Role / Timing Role: Dual-channel buck regulator providing independent, tightly regulated core (CH1) and LDO-input (CH2) rails with synchronized switching. Use Value: Enables DVFS via DEF_1 analog tuning and EasyScale™, achieving >95% peak efficiency while maintaining ±1% output accuracy across 10-μA to 400-mA load range. |
Use Scenario: Supplies 1.8-V analog section and 3.3-V digital interface of stereo audio codec in handheld media player. IC Role / Device Role / Timing Role: Dual-output DC-DC converter delivering low-noise, low-ripple power with 180° phase shift to minimize shared input rail disturbance. Use Value: Reduces input capacitor count by 50% versus discrete solutions; 32-μA quiescent current extends playback time in pause mode. |
| OMAP™ System-on-Chip I/O and Memory Interface | Digital Camera Image Sensor Bias Supply |
|
Use Scenario: Generates 1.8-V I/O and 2.8-V memory interface rails for TI OMAP-L138 in industrial handheld terminal. IC Role / Device Role / Timing Role: Dual synchronous buck converter with independent EN1/EN2 enabling precise power sequencing during boot and sleep transitions. Use Value: Eliminates need for external sequencing IC; 2.25-MHz operation allows use of 1.0-mm-height inductors fitting 3.0-mm board height constraints. |
Use Scenario: Provides clean, adjustable bias voltages (1.2 V, 2.8 V) for CMOS image sensor analog front-end and digital interface in compact camera module. IC Role / Device Role / Timing Role: Programmable dual buck regulator supporting sensor-specific voltage profiles via resistor-divider configuration on DEF_1 and ADJ2. Use Value: Replaces two discrete regulators with single 3×3-mm package; ±1% output accuracy ensures consistent sensor gain calibration across temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62401DRCR | Fixed outputs: CH1 = 1.575 V (DEF_1 low) or 1.1 V (DEF_1 high); CH2 = 1.8 V - no external resistors needed. | Suitable for systems with static rail requirements (e.g., baseband processor core + memory), eliminating layout overhead of feedback dividers. | Select TPS62401DRCR when output voltages are known and unchanging; TPS62400DRCR preferred when flexibility or future voltage scaling is required. |
| TPS62403DRCR | Fixed outputs: CH1 = 1.575 V (DEF_1 low) or 1.9 V (DEF_1 high); CH2 = 2.8 V - different default voltage pairs than TPS62400. | Targets applications needing 2.8-V I/O rails (e.g., SDIO, USB PHY) instead of adjustable or 1.8-V outputs. | Choose TPS62403DRCR only if 2.8-V CH2 is mandatory; otherwise, TPS62400DRCR offers broader design reuse across multiple platform variants. |
Compared with TPS62401DRCR and TPS62403DRCR, the TPS62400DRCR provides full analog programmability for both outputs - essential for prototyping, multi-voltage SoC support, and systems requiring post-production calibration or firmware-driven voltage tuning.
Availability
TPS62400DRCR is available at Aetrix Electronics and suitable for mobile computing, portable medical devices, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TPS62400DRCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 50 years of innovation in energy-efficient power conversion.
The TPS6240x product line was designed specifically for space-constrained, battery-operated portable electronics - delivering high-efficiency dual-rail power with minimal external components and advanced dynamic voltage control.
FAQ
What is the recommended input capacitor for TPS62400DRCR?
The TPS62400DRCR requires a minimum 10-μF X5R/X7R ceramic capacitor placed as close as possible to the VIN and GND pins. TI recommends using two 4.7-μF capacitors in parallel for optimal high-frequency decoupling and reduced input ripple. The capacitor must have ≤100 mΩ ESL and be rated for ≥6.3 V to handle transient surges and ensure stable 2.25-MHz operation.
Can TPS62400DRCR operate with only one channel enabled?
Yes, TPS62400DRCR supports independent channel operation: EN1 can be high while EN2 remains low (or vice versa). When only one channel is active, quiescent current drops to 19–29 μA (typical), and the disabled channel's SW pin enters high-impedance state. Both channels retain full functionality upon re-enable, including soft-start and EasyScale™ communication.
How does the EasyScale™ interface work on TPS62400DRCR?
The MODE/DATA pin serves as a bidirectional, open-drain serial interface for TPS62400DRCR. A host microcontroller sends 8-bit commands (start bit + 7-bit address/data) using pulse-width encoding per TI's EasyScale™ protocol. The device acknowledges each byte by pulling MODE/DATA low for 400–520 μs. This enables real-time reconfiguration of both output voltages without dedicated I²C or SPI hardware.
What is the thermal performance of TPS62400DRCR in its VSON package?
TPS62400DRCR in the 3-mm × 3-mm VSON package achieves RθJB = 20.4 °C/W (junction-to-board) and RθJA = 45.9 °C/W (junction-to-ambient, 2-layer board). With proper PCB copper pour under the PowerPAD™ and ≥2 cm² thermal pad area, it sustains full 400/600-mA load at 85°C ambient without derating. Thermal shutdown activates at TJ = 150°C with 20°C hysteresis.
Does TPS62400DRCR support forced PWM mode?
Yes, TPS62400DRCR supports forced PWM mode by pulling the MODE/DATA pin high. In this mode, both converters operate continuously at 2.25 MHz regardless of load current - eliminating frequency modulation noise and simplifying EMI filter design. Efficiency at light loads decreases vs. PFM mode, but output voltage ripple remains tightly controlled at ±0.5%.
TPS62400DRCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 6V
- Current - Output:
- 400mA, 600mA
- Frequency - Switching:
- 2.25MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS62400DRCR FAQ
1.How can I place an order for TPS62400DRCR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS62400DRCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS62400DRCR reliable?
The price and inventory of TPS62400DRCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS62400DRCR is usually 5 days.
3.What payment methods are accepted for TPS62400DRCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS62400DRCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS62400DRCR?
TPS62400DRCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS62400DRCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS62400DRCR?
For technical support, including TPS62400DRCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS62400DRCR requirements.
6.How does Aetrix verify that TPS62400DRCR is sourced from the original manufacturer or authorized distributors?
All TPS62400DRCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS62400DRCR meets industry standards.
7.What is the process for return or replacement of TPS62400DRCR?
All TPS62400DRCR units undergo pre-shipment inspection (PSI). If there is an issue with TPS62400DRCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS62400DRCR part is unused and in its original packaging.
Return procedure for TPS62400DRCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS62400DRCR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
