My Inquiry
My Account
Texas Instruments TPS62402DRCRG4
- Part No.:
- TPS62402DRCRG4
- Manufacturer:
- Texas Instruments
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS62402DRCRG4.pdf
- Description:
- IC REG BUCK PROG/3.3V DL 10VSON
- Quantity:
- Payment:
- Shipping:
Inventory:2,323
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS62402DRCRG4 from Texas Instruments is a dual synchronous step-down DC-DC converter IC delivering 400 mA on Channel 1 and 600 mA on Channel 2, with fixed default output voltages of 1.2 V and 3.3 V respectively, operating from 2.5 V to 6 V input and optimized for battery-powered portable systems such as OMAP™ processors and smart phones.
For engineers reviewing the TPS62402DRCRG4 datasheet, TPS62402DRCRG4 pinout, TPS62402DRCRG4 application, or TPS62402DRCRG4 equivalent, key selection criteria include its 2.25-MHz fixed switching frequency, 180° out-of-phase operation for reduced input ripple, ±1% output voltage accuracy in PWM mode, and support for dynamic voltage scaling via the MODE/DATA pin.
Technical Context
The TPS62402DRCRG4 integrates two independent synchronous buck regulators sharing a 2.25-MHz oscillator with 180° phase offset to minimize input RMS current. Each channel employs voltage-mode control with input-voltage feed-forward for fast transient response and stable regulation across 2.5–6 V input.
It supports dual operational modes: automatic PFM/PWM transition at light loads (MODE/DATA = GND) or forced fixed-frequency PWM (MODE/DATA = VIN), with quiescent current as low as 32 μA (both converters enabled, no load) and shutdown current of 1.2 μA. Output voltage selection for Channel 1 is digital via DEF_1 pin (1.2 V low / 1.1 V high), while Channel 2 is fixed at 3.3 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 2.5 V to 6 V - supports single-cell Li-ion (3.0–4.2 V) and standard 3.3 V/5 V rails without external LDO pre-regulation. |
| Output 1 (VOUT1) | 1.2 V fixed (DEF_1 = low) - matches core voltage requirements of OMAP™ L137/L138 and similar low-power DSPs. |
| Output 2 (VOUT2) | 3.3 V fixed - powers I/O peripherals, memory interfaces, or RF front-end biasing directly. |
| Switching Frequency | 2.25 MHz (±12.5%) - enables use of compact 2.2 μH inductors and 10–22 μF ceramic capacitors for minimal PCB footprint. |
| Efficiency Peak | Up to 95% - achieved at mid-load (e.g., 200 mA @ 1.2 V, 300 mA @ 3.3 V, VIN = 3.6 V), critical for thermal management in sealed handheld enclosures. |
| Output Accuracy | ±1% in PWM mode - ensures reliable logic-level compliance for 1.2 V core supplies under line/load/temperature variation. |
| Quiescent Current | 32 μA (both channels enabled, no load, PFM mode) - extends battery runtime in standby/sleep states of portable media players. |
Pinout & Package
TPS62402DRCRG4 is housed in a thermally enhanced 10-pin VSON package (3.0 mm × 3.0 mm, 0.5 mm pitch) with exposed PowerPAD™ for low thermal resistance (RθJB = 20.4 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ADJ2 | Converter 2 feedback reference | Must be shorted to VOUT2 for fixed 3.3 V operation; not used for external resistor programming in this variant. |
| DEF_1 | Digital output voltage selector for Channel 1 | Logic-low (≤0.4 V) selects 1.2 V default; logic-high (≥0.9 V) selects 1.1 V - enables simple DVS without external components. |
| EN_1, EN_2 | Independent enable inputs | Active-high control allows staggered startup, power sequencing, or selective channel disable to reduce system idle power. |
| FB1 | Converter 1 feedback sense | Internally connected to fixed-resistor divider; must be tied directly to VOUT1 - no external compensation required. |
| MODE/DATA | Mode control & serial interface | Configures PFM/PWM operation or accepts EasyScale™ commands to reprogram output voltages dynamically during runtime. |
| SW1, SW2 | Power switch nodes | Connect to external 2.2 μH inductors; require low-ESR ceramic output capacitors (10–22 μF) placed near pins for stability. |
| VIN | Main power input | Accepts 2.5–6 V; requires local 10 μF ceramic decoupling capacitor within 3 mm of pin to suppress high-frequency switching noise. |
| GND | Common ground reference | Connected to PowerPAD™ thermal pad - must be soldered to large PCB copper pour for thermal and EMI performance. |
Key Features
| Feature | Design Value |
|---|---|
| 180° out-of-phase operation | Reduces input capacitor RMS current by ~30%, enabling smaller 10 μF input caps instead of 22 μF - saves board space and cost. |
| 100% duty cycle capability | Supports dropout operation down to VOUT + 0.1 V (e.g., 1.2 V out at 1.3 V in), extending usable battery life in deep discharge conditions. |
| Integrated soft-start | Controls VOUT ramp time to 750 μs (5–95%), preventing inrush current spikes that could destabilize shared input rails. |
| Thermal shutdown with hysteresis | Shuts down at 150 °C junction temperature and resumes at 130 °C - protects against sustained overload or poor heatsinking in compact layouts. |
| Short-circuit protection | Uses dual MOSFET current limits (P-MOS: 0.68–0.92 A; N-MOS: 0.85–1.15 A) to limit fault energy and enable safe auto-recovery after overload removal. |
Applications
| Smartphone Application Processor Core Supply | Portable Media Player I/O Rail |
|---|---|
Use Scenario: Powers ARM Cortex-A8 core in OMAP™ L138-based smartphones during active video decode and UI rendering. IC Role / Device Role / Timing Role: Dual-channel buck regulator providing tightly regulated 1.2 V core and 3.3 V I/O supply with synchronized 2.25-MHz switching. Use Value: Enables dynamic voltage scaling via DEF_1 pin and MODE/DATA interface to reduce core voltage during idle, cutting processor leakage by >40%. | Use Scenario: Supplies 3.3 V to SD card interface, USB PHY, and display driver in battery-operated MP4 players. IC Role / Device Role / Timing Role: High-efficiency secondary rail generator with 95% peak efficiency at 400 mA, minimizing heat in sealed plastic enclosures. Use Value: 32 μA quiescent current in PFM mode extends playback time by >12% versus legacy 100 μA solutions during audio-only playback. |
| Low-Power DSP System-on-Chip | Digital Radio Baseband Power |
Use Scenario: Delivers 1.2 V to TI C674x DSP core and 3.3 V to external ADC/DAC in handheld spectrum analyzers. IC Role / Device Role / Timing Role: Dual-output PMIC with independent EN_1/EN_2 control for precise power sequencing during boot and sleep transitions. Use Value: 180° phase shift reduces input ripple amplitude by 50%, eliminating need for additional LC filtering on shared 3.7 V Li-ion rail. | Use Scenario: Powers baseband ASIC and RF synthesizer in FM/AM digital radios with strict EMI limits. IC Role / Device Role / Timing Role: Fixed-frequency PWM mode (MODE/DATA = high) ensures deterministic 2.25-MHz switching for predictable filter design. Use Value: ±1% output accuracy maintains RF PLL lock stability across temperature, avoiding channel drift in sensitive analog receivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62403DRCRG4 | Fixed outputs: 1.575 V / 2.8 V - higher VOUT1, lower VOUT2 vs. TPS62402DRCRG4's 1.2 V / 3.3 V. | Better suited for mixed-signal SoCs requiring 1.5 V core and 2.8 V I/O (e.g., certain MSP430 variants); less ideal for 1.2 V DSP cores. | Select when system requires tighter 1.575 V core tolerance and 2.8 V peripheral rail - verify compatibility with existing feedback network layout. |
| TPS62401DRCRG4 | Fixed outputs: 1.575 V / 1.8 V - both outputs lower than TPS62402DRCRG4; same 400/600 mA ratings. | Optimized for dual-core mobile processors with split 1.5 V/1.8 V domains (e.g., early OMAP3 platforms); lacks 3.3 V rail needed for legacy peripherals. | Choose for designs targeting older OMAP3-based hardware where 1.575 V core and 1.8 V I/O are mandatory; confirm 1.8 V suffices for all peripherals. |
Compared with TPS62401DRCRG4 and TPS62403DRCRG4, the TPS62402DRCRG4 uniquely provides the 1.2 V / 3.3 V combination required by OMAP™ L137/L138 and newer low-power DSPs, making it the only option supporting both modern core voltage scaling and legacy 3.3 V interface standards without level-shifting.
Availability
TPS62402DRCRG4 is available at Aetrix Electronics and suitable for smartphone application processor core supplies, portable media player I/O rails, low-power DSP SoC power delivery, and digital radio baseband power systems requiring stable component supply across production lifecycles.
Supply support for TPS62402DRCRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with over 50 years of innovation in energy-efficient power conversion.
The TPS6240x product line was designed specifically for battery-powered portable electronics, delivering high-efficiency dual-output DC-DC conversion in ultra-small packages to extend runtime and reduce thermal footprint in space-constrained devices.
FAQ
What are the fixed output voltages of the TPS62402DRCRG4?
The TPS62402DRCRG4 has fixed output voltages of 1.2 V on Channel 1 (selected when DEF_1 is logic-low) and 3.3 V on Channel 2. These values are factory-programmed and do not require external resistors - the ADJ2 pin must be shorted to VOUT2, and FB1 is internally connected to the 1.2 V divider network.
How does the MODE/DATA pin function on the TPS62402DRCRG4?
The MODE/DATA pin on the TPS62402DRCRG4 serves two roles: pulling it low enables automatic PFM/PWM mode switching for maximum light-load efficiency, while pulling it high forces fixed-frequency PWM operation for predictable EMI filtering. It also acts as the bidirectional EasyScale™ serial interface for runtime output voltage reprogramming.
Can the TPS62402DRCRG4 support independent enable control for each channel?
Yes, the TPS62402DRCRG4 provides separate EN_1 and EN_2 pins for independent channel control. Asserting EN_1 high activates Channel 1 (1.2 V), while EN_2 high activates Channel 2 (3.3 V). Both can be controlled asynchronously to implement power sequencing, selective shutdown, or staggered startup in multi-rail systems.
What package type and thermal characteristics does the TPS62402DRCRG4 use?
The TPS62402DRCRG4 uses a 10-pin VSON package (3.0 mm × 3.0 mm) with an exposed PowerPAD™ thermal pad. Its junction-to-board thermal resistance (RθJB) is 20.4 °C/W, and junction-to-ambient (RθJA) is 45.9 °C/W - requiring direct soldering of the PowerPAD™ to a minimum 100 mm² internal or bottom-layer copper pour for optimal thermal performance.
Is the TPS62402DRCRG4 compatible with ceramic output capacitors?
Yes, the TPS62402DRCRG4 is fully compatible with low-ESR ceramic output capacitors. The datasheet specifies 10 μF to 22 μF X5R/X7R ceramics for each output, placed within 3 mm of SW1/SW2 and VOUT pins. No electrolytic or tantalum capacitors are required, enabling compact, high-reliability designs.
TPS62402DRCRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Programmable (Fixed)
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 1.2V, 1.8V (3.3V)
- Voltage - Output (Max):
- -
- Current - Output:
- 400mA, 600mA
- Frequency - Switching:
- 2.25MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS62402DRCRG4 FAQ
1.How can I place an order for TPS62402DRCRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS62402DRCRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS62402DRCRG4 reliable?
The price and inventory of TPS62402DRCRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS62402DRCRG4 is usually 5 days.
3.What payment methods are accepted for TPS62402DRCRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS62402DRCRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS62402DRCRG4?
TPS62402DRCRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS62402DRCRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS62402DRCRG4?
For technical support, including TPS62402DRCRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS62402DRCRG4 requirements.
6.How does Aetrix verify that TPS62402DRCRG4 is sourced from the original manufacturer or authorized distributors?
All TPS62402DRCRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS62402DRCRG4 meets industry standards.
7.What is the process for return or replacement of TPS62402DRCRG4?
All TPS62402DRCRG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS62402DRCRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS62402DRCRG4 part is unused and in its original packaging.
Return procedure for TPS62402DRCRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS62402DRCRG4 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
