My Inquiry
My Account
Texas Instruments TPS62403DRCT
- Part No.:
- TPS62403DRCT
- Manufacturer:
- Texas Instruments
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS62403DRCT.pdf
- Description:
- IC REG BUCK PROG/2.8V DL 10VSON
- Quantity:
- Payment:
- Shipping:
Inventory:500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS62403DRCT from Texas Instruments is a dual synchronous step-down DC-DC converter IC delivering 400 mA on Channel 1 (VOUT1 = 1.575 V) and 600 mA on Channel 2 (VOUT2 = 2.8 V), operating from 2.5 V to 6 V input, with fixed 2.25-MHz switching frequency and integrated power-save mode for portable OMAP™/DSP power supplies.
For engineers reviewing the TPS62403DRCT datasheet, TPS62403DRCT pinout, TPS62403DRCT application, or TPS62403DRCT equivalent, key selection criteria include dual-rail dynamic voltage scaling support via DEF_1 pin, EasyScale™ one-wire interface capability, 180° out-of-phase operation for reduced input ripple, ±1% output voltage accuracy in PWM mode, and 32-μA typical quiescent current across both converters.
Technical Context
The TPS62403DRCT integrates two independent synchronous buck regulators sharing a single 2.25-MHz oscillator with 180° phase shift to minimize input capacitor RMS current. Each channel uses voltage-mode control with input-voltage feed-forward and internal compensation, supporting automatic PFM-to-PWM transition at light loads.
Channel 1 defaults to 1.575 V (DEF_1 = low), Channel 2 to 2.8 V (fixed), both configurable via EasyScale™ serial interface on MODE/DATA pin. Protection includes thermal shutdown (150°C), undervoltage lockout (1.5–2.35 V), and dual MOSFET current limiting (P-channel: 280–620 mΩ; N-channel: 200–450 mΩ).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 2.5 V to 6 V - supports single-cell Li-ion or 3-cell NiMH/NiCd batteries and standard 3.3-V/5-V rails. |
| VOUT1 / IOUT1 | 1.575 V / 400 mA - fixed default output for core logic or processor I/O supply with ±1% accuracy in PWM mode. |
| VOUT2 / IOUT2 | 2.8 V / 600 mA - fixed default output for memory or analog subsystems; ADJ2 pin must be tied directly to VOUT2. |
| Switching Frequency | 2.25 MHz (±12.5%) - enables use of small 2.2-μH inductors and 10-μF ceramic capacitors for compact layout. |
| Quiescent Current | 32 μA typical (both converters active, no load, PFM mode) - extends battery life in standby states. |
| Efficiency Peak | Up to 95% - achieved at mid-load (e.g., 200 mA @ 3.6 V IN → 1.575 V OUT) with optimized external components. |
| Shutdown Current | 1.2 μA typical - ensures minimal battery drain when both EN1 and EN2 are low. |
Pinout & Package
TPS62403DRCT is housed in a thermally enhanced 10-pin VSON package (3.0 mm × 3.0 mm, 0.5-mm pitch) with exposed PowerPAD™ for improved thermal dissipation (RθJA = 45.9°C/W). The package is RoHS-compliant and moisture-sensitive level 2a.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DEF_1 (Pin 5) | Digital select input for VOUT1 | Low = 1.575 V default; high = 1.1 V default; enables dynamic voltage scaling without external resistors. |
| FB1 (Pin 4) | Feedback sense for Channel 1 | Internally connected to fixed resistor divider; must connect directly to VOUT1 node for regulation. |
| ADJ2 (Pin 1) | Adjust input for Channel 2 | Must be shorted to VOUT2 (not used for adjustment in fixed-output versions like TPS62403). |
| EN1 (Pin 7), EN2 (Pin 9) | Independent enable inputs | Active-high control allows staggered startup, independent rail sequencing, and full shutdown isolation. |
| MODE/DATA (Pin 2) | Multi-function control pin | GND = auto PFM/PWM mode; VIN = forced PWM; also serves as bidirectional EasyScale™ data line. |
| SW1 (Pin 6), SW2 (Pin 10) | Power switch outputs | Connect to external 2.2-μH inductors; each integrates P/N-MOSFETs with current-limit protection. |
| VIN (Pin 3), GND (Pin 8), PowerPAD™ | Supply input, ground, thermal pad | VIN accepts 2.5–6 V; GND and PowerPAD™ must be soldered to large PCB copper area for thermal performance. |
Key Features
| Feature | Design Value |
|---|---|
| 180° out-of-phase operation | Reduces input ripple current by ~30%, allowing smaller input capacitance and lower EMI filtering cost. |
| EasyScale™ one-pin serial interface | Enables real-time VOUT1/VOUT2 reprogramming during system operation without additional GPIO or bus overhead. |
| Pin-selectable dual VOUT1 options | DEF_1 pin selects between 1.575 V (low) or 1.1 V (high) - supports adaptive core voltage scaling for DSP/ARM processors. |
| Integrated soft-start | Controls VOUT ramp-up time (750 μs from 5% to 95%) to limit inrush current and prevent supply droop on shared rails. |
| 100% duty-cycle capability | Permits dropout operation down to VOUT + 0.5 V (for VOUT > 2 V), extending usable battery range in deep discharge. |
Applications
| Smartphone Application Processor Core Supply | Portable Media Player Memory Interface |
|---|---|
Use Scenario: Powers ARM Cortex-A8/A9 CPU core in battery-operated smartphones requiring dynamic voltage/frequency scaling (DVFS). IC Role / Device Role / Timing Role: Dual-rail regulator providing VDD_MPU (1.575 V) and VDD_IVA (2.8 V) with synchronized 180° switching to reduce noise coupling into RF sections. Use Value: Enables precise, low-noise core voltage control with <1% accuracy and <32-μA quiescent draw during idle, extending talk time by >12% vs. discrete solutions. |
Use Scenario: Supplies DDR SDRAM and NAND flash in handheld media players with burst read/write workloads. IC Role / Device Role / Timing Role: Delivers stable 2.8-V I/O voltage (VDDQ) and 1.575-V core voltage (VDD) with fast transient response (<10 μs recovery) to memory access spikes. Use Value: Maintains memory timing margins under 600-mA peak load while minimizing board space with integrated 2.25-MHz controller and no external compensation. |
| OMAP™-Based Industrial HMI Display | Low-Power DSP Audio Subsystem |
Use Scenario: Powers TI OMAP-L138-based human-machine interface with LCD backlight driver and touch controller. IC Role / Device Role / Timing Role: Provides isolated 1.575-V logic rail and 2.8-V analog rail; 180° phase shift prevents beat frequencies with display refresh clocks. Use Value: Eliminates need for separate LDOs or second buck stage, reducing BOM count by 4 components and improving thermal margin by 8°C at 60°C ambient. |
Use Scenario: Supplies TI C55x DSP core and audio codec in battery-powered voice recorders with ultra-low standby power. IC Role / Device Role / Timing Role: Regulates DSP core (1.575 V) and codec analog (2.8 V) with independent EN1/EN2 control for selective subsystem sleep/wake. Use Value: Achieves 1.2-μA shutdown current per rail and supports wake-on-event via MODE/DATA pin, enabling <24-hour battery life in listen-only mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62401DRCT | Same package and pinout; defaults to VOUT1 = 1.575 V / VOUT2 = 1.8 V instead of 2.8 V. | Optimized for dual-core SoC with lower I/O voltage (e.g., OMAP3630); not suitable where 2.8-V memory interface is required. | Select TPS62401DRCT only if system requires 1.8-V second rail; verify compatibility with downstream 1.8-V logic families. |
| TPS62404DRCT | Same package and pinout; defaults to VOUT1 = 1.2 V / VOUT2 = 3.3 V; higher VOUT2 current limit (1.15 A). | Targets applications needing higher-voltage peripherals (e.g., USB PHY, SD card) or newer low-voltage cores (1.2 V). | Choose TPS62404DRCT when 3.3-V rail is mandatory and 1.2-V core voltage aligns with processor spec; confirm thermal derating at 600-mA load. |
Compared with TPS62401DRCT and TPS62404DRCT, the TPS62403DRCT uniquely balances mid-range output voltages (1.575 V / 2.8 V) for legacy OMAP-L138 and C55x DSP platforms, offering optimal efficiency at 3.6-V nominal battery input without requiring external feedback resistors or layout changes.
Availability
TPS62403DRCT is available at Aetrix Electronics and suitable for smartphone application processor core supplies, portable media player memory interfaces, OMAP™-based industrial HMIs, and low-power DSP audio subsystems requiring stable component supply and long-term production continuity.
Supply support for TPS62403DRCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management ICs, with leadership in high-efficiency DC-DC conversion and battery-powered system solutions.
The TPS6240x product line was designed specifically for dual-rail, low-voltage, high-efficiency power delivery in portable consumer electronics-emphasizing small solution size, dynamic voltage scaling, and seamless integration with TI's OMAP™ and C5000™ DSP platforms.
FAQ
What are the default output voltages configured for TPS62403DRCT?
The TPS62403DRCT is factory-configured with VOUT1 = 1.575 V (when DEF_1 is low) and VOUT2 = 2.8 V. These fixed values are set internally and require no external resistors. The ADJ2 pin must be directly connected to VOUT2, and FB1 must be tied to VOUT1 for proper regulation. This configuration targets OMAP-L138 and C55x DSP core/I/O voltage requirements.
Can TPS62403DRCT operate with only one channel enabled?
Yes, TPS62403DRCT supports independent channel control: EN1 enables Channel 1 (1.575 V), EN2 enables Channel 2 (2.8 V). Either can be held low to disable its respective converter while the other remains active. In single-channel operation, quiescent current drops to 19–23 μA, and the unused switch node (SW1 or SW2) must remain unconnected or terminated per layout guidelines to avoid noise coupling.
Does TPS62403DRCT support dynamic voltage scaling during runtime?
Yes, TPS62403DRCT supports real-time VOUT adjustment via the EasyScale™ one-pin serial interface on the MODE/DATA pin. Both VOUT1 and VOUT2 can be reprogrammed while operating-enabling DVFS for processors like OMAP-L138. The interface requires no clock line; timing is self-synchronized, and acknowledge pulses confirm successful register writes.
What is the minimum input voltage required for TPS62403DRCT to regulate 2.8 V output?
For reliable regulation of VOUT2 = 2.8 V, TPS62403DRCT requires VIN ≥ 3.3 V (VOUT + 0.5 V) per datasheet Section 7.5. Below this, dropout behavior occurs. At VIN = 3.0 V, the device enters 100% duty cycle but may exhibit reduced load regulation and increased ripple. Full specification compliance (±1% accuracy, 600-mA capability) is guaranteed only above VIN = 3.3 V for 2.8-V output.
How does the 180° phase shift between channels benefit system design?
The 180° phase shift between TPS62403DRCT's two switching channels reduces input capacitor RMS current by up to 30% compared to in-phase operation. This allows smaller 10-μF ceramic input capacitors instead of larger 22–47-μF units, lowers conducted EMI at the input, and eases filtering requirements-critical for space-constrained portable designs with shared battery rails.
TPS62403DRCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Programmable (Fixed)
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 1.1V, 1.575V (2.8V)
- Voltage - Output (Max):
- -
- Current - Output:
- 400mA, 600mA
- Frequency - Switching:
- 2.25MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS62403DRCT FAQ
1.How can I place an order for TPS62403DRCT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS62403DRCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS62403DRCT reliable?
The price and inventory of TPS62403DRCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS62403DRCT is usually 5 days.
3.What payment methods are accepted for TPS62403DRCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS62403DRCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS62403DRCT?
TPS62403DRCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS62403DRCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS62403DRCT?
For technical support, including TPS62403DRCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS62403DRCT requirements.
6.How does Aetrix verify that TPS62403DRCT is sourced from the original manufacturer or authorized distributors?
All TPS62403DRCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS62403DRCT meets industry standards.
7.What is the process for return or replacement of TPS62403DRCT?
All TPS62403DRCT units undergo pre-shipment inspection (PSI). If there is an issue with TPS62403DRCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS62403DRCT part is unused and in its original packaging.
Return procedure for TPS62403DRCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS62403DRCT Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
