Texas Instruments TPS628112MQWRWYRQ1
- Part No.:
- TPS628112MQWRWYRQ1
- Manufacturer:
- Texas Instruments
- Package:
- 9-VFQFN
- Datasheet:
-
TPS628112MQWRWYRQ1.pdf
- Description:
- IC REG BUCK 1.8V 1A 9VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,878
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS628112MQWRWYRQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive synchronous step-down DC/DC converter delivering 1 A continuous output current, with fixed 1.8 V output voltage, 2.75 V to 6 V input range, and adjustable switching frequency from 1.8 MHz to 4 MHz. It features active output discharge, power-good monitoring, and precise enable for rail sequencing in infotainment and ADAS power rails.
For engineers reviewing the TPS628112MQWRWYRQ1 datasheet, TPS628112MQWRWYRQ1 pinout, TPS628112MQWRWYRQ1 application, or TPS628112MQWRWYRQ1 equivalent, key selection criteria include its fixed 1.8 V output, spread-spectrum clocking option, wettable-flank VQFN-9 package, and functional safety documentation support for ISO 26262-compliant designs.
Technical Context
The TPS628112MQWRWYRQ1 implements peak current mode control with internal compensation selectable via resistor on COMP/FSET, supporting stable operation with ceramic output capacitors as low as 15 µF (for VOUT ≥ 1.8 V). Its MODE/SYNC pin enables forced PWM or PFM operation and external synchronization across 1.8–4 MHz.
It integrates high-side and low-side MOSFETs with RDS(ON) of 60 mΩ (HS) and 35 mΩ (LS) at VIN ≥ 5 V, supports 100% duty cycle, and provides ±1% output voltage accuracy in PWM mode - critical for powering core logic and I/O rails in automotive microcontrollers and sensor interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 1 A continuous - supports single-core MCU, CAN transceivers, and camera sensor bias rails without thermal derating at +125°C ambient. |
| Output Voltage | Fixed 1.8 V - eliminates external feedback resistors, reduces BOM count, and ensures tight regulation for low-voltage digital I/O and memory interfaces. |
| Input Voltage Range | 2.75 V to 6 V - compatible with 3.3 V, 5 V, and battery-backed automotive supplies including cold-crank (≥2.75 V) and load-dump transient margins. |
| Switching Frequency | 1.8 MHz to 4 MHz - enables compact magnetics and EMI filtering; externally adjustable or synchronizable to avoid interference with AM/FM or radar bands. |
| Quiescent Current | 15 µA typical - sustains ultra-low-power sleep modes in always-on telematics and domain controllers without draining battery. |
| Output Accuracy | ±1% in PWM mode - guarantees reliable operation of 1.8 V FPGA I/O banks and SerDes PHYs requiring strict voltage tolerance. |
| Package | VQFN-9 (RWY), 3.0 mm × 2.0 mm with wettable flanks - supports automated optical inspection (AOI) and high-yield reflow in automotive PCB assembly. |
Pinout & Package
VQFN-9 (RWY) package, 3.0 mm × 2.0 mm body size, 0.4 mm pitch, wettable flanks for solder joint inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - MODE/SYNC | Digital control input | Selects PFM/PWM mode or accepts external sync clock (1.8–4 MHz); enables phase-shifted multi-rail coordination. |
| 2 - VIN | Power input | Primary supply input (2.75–6 V); requires local 10 µF ceramic capacitor to GND for stability and transient response. |
| 3 - SW | Power switch node | Connects to external 0.47 µH inductor; carries high di/dt switching current - demands short, low-inductance layout. |
| 4 - GND | Power ground | Thermal and signal reference; must be connected to solid internal ground plane for thermal dissipation and noise control. |
| 5 - FB | Feedback input | Internally tied to 1.8 V reference; no external resistor divider required - simplifies layout and improves accuracy. |
| 6 - SS/TR | Soft-start/tracking input | Controls startup ramp time via external capacitor; supports voltage tracking for sequenced power-up with other rails. |
| 7 - COMP/FSET | Compensation/frequency set | Resistor to GND sets both loop compensation and switching frequency; tied to GND/VIN for fixed 2.25 MHz operation. |
| 8 - EN | Enable input | Logic-controlled start-up with 1.1 V rising threshold; enables programmable UVLO and precise power-rail sequencing. |
| 9 - PG | Power-good output | Open-drain status flag with window comparator (±5% VOUT); signals valid regulation to host controller or downstream LDOs. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Rated for –40°C to +125°C ambient operation - validated for under-hood and dashboard-mounted automotive ECUs. |
| Active output discharge | 50 Ω internal discharge path - prevents floating outputs during shutdown, eliminating need for external bleed resistors in safety-critical systems. |
| Spread spectrum clocking (SSC) | Optional modulation reduces peak EMI by >10 dB - meets CISPR 25 Class 5 requirements without added shielding or filter components. |
| Precision enable with UVLO | User-configurable undervoltage lockout via resistor divider on EN - enables robust brown-out protection and controlled power-up sequencing. |
| Power-good with window comparator | Monitors output within ±5% of 1.8 V and debounces transitions with 40 µs deglitch - provides reliable system reset signaling. |
Applications
| Infotainment Head Unit | Hybrid Reconfigurable Cluster |
|---|---|
Use Scenario: Powers SoC I/O banks and display interface circuitry in centralized head units with dual-display support. IC Role / Device Role / Timing Role: Primary 1.8 V point-of-load regulator supplying FPGA I/O, MIPI D-PHY, and audio codec interfaces. Use Value: Fixed 1.8 V output eliminates feedback resistor errors; ±1% accuracy ensures signal integrity across high-speed serial links. | Use Scenario: Supplies configurable graphics processor and instrument cluster MCU in software-defined dashboards. IC Role / Device Role / Timing Role: Core logic rail regulator enabling dynamic voltage scaling and fast wake-from-sleep transitions. Use Value: 15 µA quiescent current extends battery runtime in always-on cluster standby mode; wettable flanks ensure AOI-verified solder joints. |
| Telematics Control Unit | Surround View ECU |
Use Scenario: Delivers clean 1.8 V to LTE/C-V2X modem baseband processors and GNSS receivers. IC Role / Device Role / Timing Role: Low-noise, EMI-optimized power stage for RF-sensitive communication subsystems. Use Value: Spread-spectrum clocking suppresses conducted emissions near cellular bands; 4 MHz max frequency avoids AM radio interference. | Use Scenario: Powers image signal processors (ISPs) and high-speed serializer ICs in 4-camera surround-view systems. IC Role / Device Role / Timing Role: Stable 1.8 V rail for MIPI CSI-2 transmitters and ISP core logic with tight timing margins. Use Value: Power-good output triggers ISP initialization only after stable regulation; ±1% accuracy prevents pixel corruption in real-time video streams. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62901RTERQ1 | 1.8 V fixed, 1 A, 3–18 V input, 2.5 MHz default freq, lower IQ (1.2 µA), no SSC, no PG | Lacks power-good output and spread-spectrum; better suited for ultra-low-IQ always-on nodes without sequencing needs | Select when lowest possible quiescent current is mandatory and system-level power sequencing is handled externally. |
| MPQ4420AGQB-AEC1-P | 1.8 V fixed, 2 A, 3.3–36 V input, 500 kHz–3 MHz freq, no SSC, no PG, larger QFN-13 | Higher input range and current rating; lacks PG and SSC but offers wider VIN for direct battery connection | Select when input may exceed 6 V (e.g., 12 V battery rail) and higher current headroom is needed for future scalability. |
Compared with TPS628112MQWRWYRQ1, TPS62901RTERQ1 trades PG and SSC for ultra-low IQ, while MPQ4420AGQB-AEC1-P sacrifices automotive-grade EMI features for broader input voltage and higher current - making TPS628112MQWRWYRQ1 optimal for 1.8 V, 1 A, EMI-sensitive, sequenced automotive rails.
Availability
TPS628112MQWRWYRQ1 is available at Aetrix Electronics and suitable for infotainment head units, hybrid reconfigurable clusters, and telematics control units requiring stable component supply, AEC-Q100 compliance, and functional safety documentation support.
Supply support for TPS628112MQWRWYRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive-grade power management solutions.
The TPS6281x-Q1 product line delivers high-efficiency, small-footprint DC/DC converters engineered specifically for automotive infotainment, ADAS, and domain controller power architectures demanding AEC-Q100 reliability and functional safety readiness.
FAQ
What is the output voltage of the TPS628112MQWRWYRQ1?
The TPS628112MQWRWYRQ1 has a fixed 1.8 V output voltage. This eliminates the need for external feedback resistors, reduces design complexity, and ensures ±1% regulation accuracy in PWM mode - ideal for powering 1.8 V I/O standards in automotive microcontrollers and FPGAs. The FB pin is internally connected to the 1.8 V reference and must be tied directly to the output.
Does the TPS628112MQWRWYRQ1 support external synchronization?
Yes, the TPS628112MQWRWYRQ1 supports external synchronization via the MODE/SYNC pin, accepting clock signals from 1.8 MHz to 4 MHz. Synchronization requires a resistor from COMP/FSET to GND; if COMP/FSET is tied directly to GND or VIN, external sync is disabled. This capability enables phase-aligned operation with other converters to reduce system-level EMI peaks.
What package does the TPS628112MQWRWYRQ1 use, and why does it matter for automotive production?
The TPS628112MQWRWYRQ1 uses the RWY package: a 3.0 mm × 2.0 mm VQFN-9 with wettable flanks. This package enables automated optical inspection (AOI) of solder joints - a critical requirement for zero-defect automotive manufacturing. Its small footprint saves board space in dense ECUs, and the exposed thermal pad improves junction-to-board thermal resistance (16.4 °C/W) for reliable operation at +125°C ambient.
How does the TPS628112MQWRWYRQ1 handle power sequencing in multi-rail systems?
The TPS628112MQWRWYRQ1 supports precise power sequencing via its ENABLE pin (with user-programmable UVLO) and SS/TR pin (for soft-start ramp control or voltage tracking). When used with an RC network on EN, it enables delayed turn-on relative to other rails; when the SS/TR pin is driven by another regulator's output, it achieves exact voltage tracking - ensuring safe startup of FPGAs and application processors in automotive domains.
Is spread spectrum clocking enabled by default on the TPS628112MQWRWYRQ1?
No, spread spectrum clocking (SSC) is optional and disabled by default on the TPS628112MQWRWYRQ1. It is activated only when the SSC pin (pin 3 of the device variant matrix) is asserted - which corresponds to part numbers ending in "2" (e.g., TPS628112MQWRWYRQ1). Enabling SSC reduces peak radiated emissions by spreading energy across a 0.5% bandwidth, helping meet stringent CISPR 25 Class 5 EMI limits without additional filtering.
TPS628112MQWRWYRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 9-VFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.75V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Current - Output:
- 1A
- Frequency - Switching:
- 1.8MHz ~ 4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 9-VQFN-HR (3x2)
TPS628112MQWRWYRQ1 FAQ
1.How can I place an order for TPS628112MQWRWYRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS628112MQWRWYRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS628112MQWRWYRQ1 reliable?
The price and inventory of TPS628112MQWRWYRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS628112MQWRWYRQ1 is usually 5 days.
3.What payment methods are accepted for TPS628112MQWRWYRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS628112MQWRWYRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS628112MQWRWYRQ1?
TPS628112MQWRWYRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS628112MQWRWYRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS628112MQWRWYRQ1?
For technical support, including TPS628112MQWRWYRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS628112MQWRWYRQ1 requirements.
6.How does Aetrix verify that TPS628112MQWRWYRQ1 is sourced from the original manufacturer or authorized distributors?
All TPS628112MQWRWYRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS628112MQWRWYRQ1 meets industry standards.
7.What is the process for return or replacement of TPS628112MQWRWYRQ1?
All TPS628112MQWRWYRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS628112MQWRWYRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS628112MQWRWYRQ1 part is unused and in its original packaging.
Return procedure for TPS628112MQWRWYRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS628112MQWRWYRQ1 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

