My Inquiry
My Account
Texas Instruments TPS628132DQWRWYRQ1
- Part No.:
- TPS628132DQWRWYRQ1
- Manufacturer:
- Texas Instruments
- Package:
- 9-VFQFN
- Datasheet:
-
TPS628132DQWRWYRQ1.pdf
- Description:
- IC REG BUCK 1.35V 3A 9VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,975
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS628132DQWRWYRQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive synchronous step-down DC/DC converter delivering 3 A continuous output current, with fixed 1.35 V output voltage, 1.8–4 MHz adjustable switching frequency, and ±1% feedback voltage accuracy in PWM mode. It operates across 2.75 V to 6 V input and supports forced PWM or PFM/PWM hybrid operation for high efficiency across load range - deployed in ADAS sensor fusion and telematics control units.
For engineers reviewing the TPS628132DQWRWYRQ1 datasheet, TPS628132DQWRWYRQ1 pinout, TPS628132DQWRWYRQ1 application, or TPS628132DQWRWYRQ1 equivalent, key selection considerations include its wettable-flank VQFN-9 package, active output discharge, precise ENABLE threshold (1.06–1.15 V), spread-spectrum clocking option, and power-good window comparator functionality.
Technical Context
The TPS628132DQWRWYRQ1 implements peak current mode control with internally compensated loop and three selectable compensation settings via resistor on COMP/FSET pin - enabling stable regulation with ceramic output capacitors as low as 27 µF (for VOUT ≥ 3.3 V) or 47 µF (for 3 A versions). Its MODE/SYNC pin supports external synchronization (1.8–4 MHz) or logic-controlled forced-PWM/automatic-PFM mode selection.
It integrates low-RDS(on) MOSFETs (HS: 37–60 mΩ, LS: 15–35 mΩ at VIN ≥ 5 V), 100% duty cycle capability, and a dedicated SS/TR pin for soft-start timing or voltage tracking. The device features thermal shutdown (170°C), undervoltage lockout (2.5–2.75 V rising), and active output discharge via internal 50 Ω switch.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 3 A continuous - supports high-power infotainment and ADAS rails without derating at +125°C ambient. |
| Output Voltage | Fixed 1.35 V - eliminates external feedback resistors; matches core voltage requirements of automotive SoCs and FPGAs. |
| Input Voltage Range | 2.75 V to 6 V - compatible with 3.3 V, 5 V, and battery-supplied automotive systems including cold-crank conditions. |
| Switching Frequency | 1.8 MHz to 4 MHz adjustable - enables EMI optimization and compact magnetics; supports external sync to system clock. |
| Quiescent Current | 15 µA typical - extends battery life in always-on telematics modules during sleep mode. |
| Feedback Accuracy | ±1% in PWM mode - ensures tight regulation for sensitive processor cores and memory interfaces. |
| Package | VQFN-9 (3 mm × 2 mm) with wettable flanks - supports automated optical inspection (AOI) and reliable solder joint formation in automotive reflow. |
Pinout & Package
VQFN-9 package (RWY) with wettable flanks, 0.4 mm pitch, 3.0 mm × 2.0 mm body size, and exposed thermal pad (GND-connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - MODE/SYNC | Digital control input | Configures PFM/PWM auto-mode (low) or forced PWM (high); accepts external sync clock (1.8–4 MHz) when COMP/FSET has R-to-GND. |
| 2 - VIN | Power input | Primary supply input (2.75–6 V); requires local 5–10 µF ceramic capacitor to GND for stability and transient response. |
| 3 - SW | Power switch node | Connects to internal HS/LS MOSFETs; routes to external inductor; must be routed with minimal loop area to reduce EMI. |
| 4 - GND | Ground reference | System ground return; connects to exposed thermal pad; requires low-impedance plane for thermal and noise performance. |
| 5 - FB | Feedback input | Internally tied to 1.35 V reference; no external divider needed - simplifies layout and improves accuracy vs adjustable variants. |
| 6 - SS/TR | Soft-start / tracking | Capacitor-to-GND sets startup ramp time; can track external voltage rail for power sequencing in multi-rail systems. |
| 7 - COMP/FSET | Compensation & frequency set | Resistor-to-GND selects switching frequency (1.8–4 MHz) and internal compensation setting for optimal stability with chosen COUT. |
| 8 - EN | Enable control | Logic-level input (VIH = 1.06–1.15 V); enables precise UVLO and power-up sequencing via external resistor divider. |
| 9 - PG | Power-good output | Open-drain signal indicating regulated output within ±5% window (92–98% rising, 87–93% falling of VFB); supports system monitoring and fault handling. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for –40°C to +125°C ambient operation - meets automotive reliability and lifetime requirements for front-end ECUs. |
| Active output discharge | Internal 50 Ω switch rapidly discharges VOUT after shutdown - prevents floating rails and enables safe multi-rail sequencing. |
| Precise ENABLE threshold | Rising-edge VIH = 1.06–1.15 V, hysteresis ~100 mV - allows accurate undervoltage lockout and controlled power-up timing. |
| Spread spectrum clocking (SSC) | Optional modulation reduces peak EMI by spreading switching energy across 1.8–4 MHz band - aids CISPR-25 Class 5 compliance. |
| Power-good window comparator | Detects output deviation beyond ±5% of 1.35 V reference with 40 µs deglitch - provides robust fault signaling for safety-critical systems. |
Applications
| Infotainment Head Unit | Telematics Control Unit |
|---|---|
|
Use Scenario: Powering application processors and DDR memory in centralized infotainment systems requiring clean, tightly regulated 1.35 V core supply. IC Role / Device Role / Timing Role: Primary buck regulator delivering 3 A at fixed 1.35 V with fast transient response and low output ripple. Use Value: Enables stable SoC operation under dynamic load changes (e.g., video decode bursts) while meeting automotive EMI limits via SSC and wettable-flank package AOI. |
Use Scenario: Supplying LTE/V2X modems and secure boot microcontrollers in always-on telematics gateways. IC Role / Device Role / Timing Role: Always-on power rail generator with ultra-low quiescent current (15 µA) and precise enable sequencing. Use Value: Extends backup battery life during vehicle sleep mode while ensuring deterministic wake-up via programmable UVLO and PG confirmation. |
| Surround View ECU | Hybrid & Reconfigurable Cluster |
|
Use Scenario: Powering image signal processors (ISPs) and high-speed SerDes interfaces in multi-camera surround-view systems. IC Role / Device Role / Timing Role: High-efficiency 3 A buck converter synchronized to system clock via MODE/SYNC pin to minimize jitter coupling. Use Value: Reduces switching noise interference with analog video paths and enables deterministic timing alignment across multiple camera channels. |
Use Scenario: Delivering configurable core voltage to reprogrammable display controllers in digital instrument clusters with varying graphics loads. IC Role / Device Role / Timing Role: Fixed-output buck regulator supporting dynamic voltage scaling via external enable control and soft-start ramping. Use Value: Ensures glitch-free display initialization and seamless transition between low-power and high-fidelity rendering modes using SS/TR tracking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS628132MQWRWYRQ1 | Same 3 A rating and package, but fixed 1.8 V output; higher VFB = 1.8 V vs. 1.35 V. | Targets higher-voltage I/O domains or auxiliary rails - not suitable for 1.35 V core supplies. | Select only if system requires 1.8 V instead of 1.35 V; identical layout and thermal behavior. |
| TPS628122AQWRWYRQ1 | 2 A version in same RWY package; fixed 1.2 V output; lower current capability and different RDS(on) specs. | Applicable for lower-power clusters or legacy SoCs with 1.2 V core - insufficient for 3 A ISP or modem loads. | Use where load current ≤ 2 A and 1.2 V is acceptable; requires validation of thermal margin and transient response. |
Compared with TPS628132DQWRWYRQ1, the TPS628132MQWRWYRQ1 offers identical form-factor and thermal performance but targets 1.8 V rails, while the TPS628122AQWRWYRQ1 reduces cost and size for sub-2 A applications at the expense of output voltage match and current headroom.
Availability
TPS628132DQWRWYRQ1 is available at Aetrix Electronics and suitable for infotainment head units, telematics control units, and ADAS sensor fusion ECUs requiring stable component supply, AEC-Q100 compliance, and long-term automotive lifecycle support.
Supply support for TPS628132DQWRWYRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive-grade power management ICs with decades of automotive qualification expertise.
The TPS6281x-Q1 product line delivers high-efficiency, small-footprint synchronous buck converters optimized for demanding automotive applications including ADAS, infotainment, and body electronics - emphasizing functional safety readiness, thermal robustness, and EMI control.
FAQ
What is the output voltage of the TPS628132DQWRWYRQ1?
The TPS628132DQWRWYRQ1 delivers a fixed 1.35 V output voltage. This value is factory-trimmed and internally referenced - no external feedback resistors are required. The feedback voltage accuracy is ±1% in PWM mode over temperature and line, making it suitable for powering core logic in automotive SoCs and FPGAs that specify 1.35 V ±3%.
Does the TPS628132DQWRWYRQ1 support external clock synchronization?
Yes, the TPS628132DQWRWYRQ1 supports external clock synchronization via the MODE/SYNC pin across 1.8 MHz to 4 MHz. This requires a resistor from COMP/FSET to GND to enable sync mode; tying COMP/FSET directly to GND or VIN disables synchronization. The device locks to the external clock within 50 µs and maintains phase alignment critical for multi-rail EMI reduction.
What package type and mounting features does the TPS628132DQWRWYRQ1 use?
The TPS628132DQWRWYRQ1 uses a 3 mm × 2 mm VQFN-9 package (RWY variant) with wettable flanks. This design enables automated optical inspection (AOI) of solder joints and improves solder fillet visibility - a key requirement for automotive manufacturing quality assurance and IPC-A-610 compliance.
How does the TPS628132DQWRWYRQ1 handle power sequencing and startup control?
The TPS628132DQWRWYRQ1 supports precise power sequencing through its SS/TR pin (capacitor-programmable soft-start or external voltage tracking) and ENABLE pin with 1.06–1.15 V rising threshold. This allows user-defined undervoltage lockout and exact rail ordering - essential for complex multi-voltage automotive systems like hybrid instrument clusters.
Is the TPS628132DQWRWYRQ1 qualified for automotive safety-critical systems?
Yes, the TPS628132DQWRWYRQ1 is AEC-Q100 Grade 1 qualified (–40°C to +125°C TA) and functional safety-capable. Texas Instruments provides documentation including FIT rate data, failure mode analysis, and safety manual to support ISO 26262 ASIL-B system integration - particularly relevant for telematics and ADAS domain controllers.
TPS628132DQWRWYRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 9-VFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.75V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 1.35V
- Voltage - Output (Max):
- -
- Current - Output:
- 3A
- Frequency - Switching:
- 1.8MHz ~ 4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 9-VQFN-HR (3x2)
TPS628132DQWRWYRQ1 FAQ
1.How can I place an order for TPS628132DQWRWYRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS628132DQWRWYRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS628132DQWRWYRQ1 reliable?
The price and inventory of TPS628132DQWRWYRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS628132DQWRWYRQ1 is usually 5 days.
3.What payment methods are accepted for TPS628132DQWRWYRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS628132DQWRWYRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS628132DQWRWYRQ1?
TPS628132DQWRWYRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS628132DQWRWYRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS628132DQWRWYRQ1?
For technical support, including TPS628132DQWRWYRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS628132DQWRWYRQ1 requirements.
6.How does Aetrix verify that TPS628132DQWRWYRQ1 is sourced from the original manufacturer or authorized distributors?
All TPS628132DQWRWYRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS628132DQWRWYRQ1 meets industry standards.
7.What is the process for return or replacement of TPS628132DQWRWYRQ1?
All TPS628132DQWRWYRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS628132DQWRWYRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS628132DQWRWYRQ1 part is unused and in its original packaging.
Return procedure for TPS628132DQWRWYRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS628132DQWRWYRQ1 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
