Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Texas Instruments TPS6286820CRQYR

Name: TPS6286820CRQYR
Brand: Texas Instruments
SKU: TPS6286820CRQYR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS6286820CRQYR

Manufacturer:: Texas Instruments

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 9-PowerVFQFN

Datasheet:: TPS6286820CRQYR.pdf

Description:: IC REG BUCK ADJ 4A 9VQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:7,878

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS6286820CRQYR from Texas Instruments is a 4-A synchronous step-down DC/DC converter with I²C interface, designed for core power delivery in high-performance digital loads. It operates from 2.4 V to 5.5 V input, delivers 1.2 V output with ±1% accuracy, uses DCS-Control™ topology for sub-10-µs load transient response, and integrates 11-mΩ/10.5-mΩ MOSFETs - enabling compact LPDDR5 VDDQ and FPGA core rail designs.

For engineers reviewing the TPS6286820CRQYR datasheet, TPS6286820CRQYR pinout, TPS6286820CRQYR application, or TPS6286820CRQYR equivalent, key selection criteria include its fixed 1.2-V start-up output, PG pin functionality (not VSET/VID), 2.4-MHz switching frequency, I²C-configurable power-save/PWM mode, and thermal warning/shutdown thresholds at 130 °C/150 °C.

Technical Context

The TPS6286820CRQYR implements DCS-Control™ architecture combining PWM and Power Save Mode (PSM) within a single control loop, enabling seamless transition between modes without output voltage disturbance. Its 2.4-MHz nominal switching frequency supports small external components, while internal 11-mΩ high-side and 10.5-mΩ low-side MOSFETs minimize conduction loss at 4-A continuous output.

Start-up output voltage is factory-fixed at 1.2 V via internal resistor network on the VSET/VID pin (configured as PG), eliminating external biasing. The I²C interface supports up to 3.4 Mbps (high-speed mode), enabling dynamic voltage scaling, output discharge control, hiccup/latching short-circuit protection selection, and programmable ramp rate - all without requiring additional GPIOs.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.4 V to 5.5 V - supports single-cell Li-ion, USB PD, and intermediate bus rails without pre-regulation.
Output Current	4 A continuous - rated for sustained operation up to 125 °C junction temperature with appropriate PCB thermal design.
Output Voltage	Fixed 1.2 V start-up - no external resistor required; final regulation maintained within ±1% over line/load/temperature.
Switching Frequency	2.4 MHz - enables use of ≤0.22-µH inductors and compact ceramic output capacitors (e.g., 2×22 µF).
Efficiency	>90% at 0.9-V output - measured at 3.3-V input; actual efficiency at 1.2-V output exceeds 88% under 2-A load.
I²C Interface Speed	Up to 3.4 Mbps - compatible with high-speed mode; supports register read/write for real-time configuration and telemetry.
Thermal Protection	130 °C thermal warning + 150 °C shutdown - provides early system-level thermal management signaling before catastrophic failure.

Pinout & Package

TPS6286820CRQYR is housed in a 1.5-mm × 2.5-mm × 1.0-mm, 9-pin QFN package (RQY) with 0.5-mm pitch and exposed thermal pad. The package supports high-density layout and efficient heat dissipation via bottom-side thermal vias to internal ground planes.

Pin/Terminal	Circuit Role	Design Meaning
1 AGND	Analog ground reference	Low-noise return path for feedback and control circuitry; must be connected to quiet analog ground plane, separate from PGND where possible.
2 PGND	Power ground return	High-current return path for switch node and output capacitor; requires low-inductance connection to thermal pad and output capacitor negative terminal.
3 VIN	Main power input	Accepts 2.4–5.5 V; requires local 10-µF ceramic input capacitor placed within 3 mm of pin to suppress high-frequency switching noise.
4 EN	Enable control input	Active-high logic input; internal pull-down ensures safe default-off state; rising-edge timing initiates 420–1100 µs enable delay before switching begins.
5 SDA	I²C serial data bidirectional	Open-drain interface supporting standard/fast/high-speed modes; requires external 2.2-kΩ pull-up to 3.3 V or 5 V.
6 SCL	I²C serial clock input	Drives clock signal for I²C transactions; must be routed with matched length to SDA and away from noisy SW node.
7 SW	Switch node output	Connects to inductor; carries high di/dt square wave; requires minimum copper area and shortest possible trace to reduce EMI and voltage spikes.
8 VOS	Output voltage sense	Direct Kelvin connection point to output capacitor positive terminal; critical for ±1% accuracy - must not share trace with load current paths.
9 PG	Power-good open-drain output	Asserts high when VOUT reaches 91–120% of nominal (1.2 V); used for sequencing or fault indication; pull-up required externally.

Key Features

Feature	Design Value
DCS-Control™ topology	Enables <10-µs load transient recovery with <15-mV undershoot/overshoot - critical for FPGA and CPU core rail stability during burst-mode operation.
I²C-configurable operating mode	Allows runtime selection between Power Save Mode (maximizing light-load efficiency) and forced PWM (minimizing output ripple for noise-sensitive analog circuits).
Programmable output discharge	Activates internal 3.5-Ω discharge path upon disable or UVLO, ensuring rapid VOUT collapse (<1 ms to <100 mV) for safe multi-rail sequencing.
Thermal pre-warning flag	Asserts via I²C STATUS register at 130 °C - enables firmware-initiated throttling or logging before thermal shutdown at 150 °C occurs.
Hiccup vs. latching short-circuit protection	Selectable via CONTROL register: hiccup allows automatic recovery after fault clears; latching requires EN toggle or I²C command to resume operation.

Applications

LPDDR5 Memory VDDQ Supply	FPGA Core Rail
Use Scenario: Powers the I/O voltage rail of LPDDR5 DRAM modules in mobile and edge AI devices, where tight voltage tolerance and fast transient response are mandatory per JEDEC specification. IC Role / Device Role / Timing Role: Primary buck regulator delivering 1.2 V ±1% at up to 4 A, synchronized to memory controller activity via I²C-triggered DVS events. Use Value: Maintains VDDQ stability during rapid read/write bursts, preventing data corruption; 2.4-MHz switching avoids interference with DDR clock harmonics.	Use Scenario: Supplies configurable logic fabric and hardened IP blocks in Xilinx Versal or Intel Agilex FPGAs, where dynamic power states require adaptive voltage scaling. IC Role / Device Role / Timing Role: Core power IC managing VCCINT rail; I²C interface enables real-time voltage adjustment during partial reconfiguration or thermal throttling. Use Value: Reduces FPGA static power by up to 25% via precise 10-mV-step DVS across 0.8–3.35 V range - though TPS6286820CRQYR fixes start-up at 1.2 V, full range remains accessible post-startup.
Solid-State Drive Controller Power	IP Network Camera SoC Core
Use Scenario: Delivers stable 1.2-V core supply to NVMe SSD controllers (e.g., Phison E26, Silicon Motion SM2262), handling highly variable burst loads during NAND flash programming. IC Role / Device Role / Timing Role: High-efficiency synchronous buck converter with hiccup-mode short-circuit protection - prevents damage during NAND channel faults or hot-plug events. Use Value: Achieves >88% efficiency at 3-A load, minimizing thermal stress in confined M.2 form factor; thermal warning flag triggers host-based throttling before throttling impacts throughput.	Use Scenario: Powers vision processor SoCs (e.g., Ambarella CV22, Qualcomm QCS610) in outdoor IP cameras, operating continuously in wide ambient temperature ranges (-40 °C to +85 °C). IC Role / Device Role / Timing Role: Primary DC/DC regulator for SoC core domain; PG pin coordinates power-on reset with image sensor and ISP initialization sequence. Use Value: Guaranteed 4-A capability at 125 °C junction temperature enables fanless enclosure designs; I²C telemetry supports remote health monitoring over Ethernet.

LPDDR5 Memory VDDQ Supply

FPGA Core Rail

Use Scenario: Powers the I/O voltage rail of LPDDR5 DRAM modules in mobile and edge AI devices, where tight voltage tolerance and fast transient response are mandatory per JEDEC specification.

IC Role / Device Role / Timing Role: Primary buck regulator delivering 1.2 V ±1% at up to 4 A, synchronized to memory controller activity via I²C-triggered DVS events.

Use Value: Maintains VDDQ stability during rapid read/write bursts, preventing data corruption; 2.4-MHz switching avoids interference with DDR clock harmonics.

Use Scenario: Supplies configurable logic fabric and hardened IP blocks in Xilinx Versal or Intel Agilex FPGAs, where dynamic power states require adaptive voltage scaling.

IC Role / Device Role / Timing Role: Core power IC managing VCCINT rail; I²C interface enables real-time voltage adjustment during partial reconfiguration or thermal throttling.

Use Value: Reduces FPGA static power by up to 25% via precise 10-mV-step DVS across 0.8–3.35 V range - though TPS6286820CRQYR fixes start-up at 1.2 V, full range remains accessible post-startup.

Solid-State Drive Controller Power

IP Network Camera SoC Core

Use Scenario: Delivers stable 1.2-V core supply to NVMe SSD controllers (e.g., Phison E26, Silicon Motion SM2262), handling highly variable burst loads during NAND flash programming.

IC Role / Device Role / Timing Role: High-efficiency synchronous buck converter with hiccup-mode short-circuit protection - prevents damage during NAND channel faults or hot-plug events.

Use Value: Achieves >88% efficiency at 3-A load, minimizing thermal stress in confined M.2 form factor; thermal warning flag triggers host-based throttling before throttling impacts throughput.

Use Scenario: Powers vision processor SoCs (e.g., Ambarella CV22, Qualcomm QCS610) in outdoor IP cameras, operating continuously in wide ambient temperature ranges (-40 °C to +85 °C).

IC Role / Device Role / Timing Role: Primary DC/DC regulator for SoC core domain; PG pin coordinates power-on reset with image sensor and ISP initialization sequence.

Use Value: Guaranteed 4-A capability at 125 °C junction temperature enables fanless enclosure designs; I²C telemetry supports remote health monitoring over Ethernet.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous buck converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS628682ARQY	Same RQY package and DCS-Control™ architecture, but VSET/VID pin enables programmable start-up voltage (0.8–2.3 V selectable) instead of fixed 1.2 V PG function.	Required when system needs flexible boot voltage or dual-register DVS (e.g., switching between 1.0 V and 1.2 V core states).	Select TPS628682ARQY if start-up voltage configurability or VSET/VID functionality is needed; otherwise TPS6286820CRQYR simplifies BOM and layout.
TPS6286920CRQY	Identical pinout, package, and feature set, but rated for 6-A continuous output using higher-current MOSFETs (7–8.5 A limit vs. 5–6 A).	Suitable for future-proofing or higher-margin designs where peak current exceeds 4 A, or where extended lifetime at elevated temperature is required.	Choose TPS6286920CRQY for 6-A capability and enhanced thermal robustness; TPS6286820CRQYR offers optimal cost/performance for verified 4-A loads.

Compared with TPS628682ARQY, TPS6286820CRQYR trades start-up flexibility for simplified implementation and guaranteed 1.2-V boot; versus TPS6286920CRQY, it reduces solution size and cost for applications strictly within 4-A requirements while maintaining identical control features and footprint.

Availability

TPS6286820CRQYR is available at Aetrix Electronics and suitable for LPDDR5 VDDQ supplies, FPGA core rails, solid-state drive controllers, and IP network camera SoC power delivery requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.

Supply support for TPS6286820CRQYR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-efficiency DC/DC conversion and system-level power architecture.

The TPS62868x family was developed specifically for high-density, dynamically scalable power delivery in advanced digital systems - targeting LPDDR5, AI accelerators, and heterogeneous SoCs where I²C-controlled precision, speed, and thermal intelligence are essential.

FAQ

What is the start-up output voltage of the TPS6286820CRQYR?

The TPS6286820CRQYR has a factory-configured fixed start-up output voltage of 1.2 V. This is implemented internally - the VSET/VID pin functions as a power-good (PG) output rather than a voltage-select resistor node. No external resistor is required, and the start-up voltage cannot be altered without changing to a different variant such as TPS628682ARQY.

Does the TPS6286820CRQYR support dynamic voltage scaling (DVS) after start-up?

Yes, the TPS6286820CRQYR supports full dynamic voltage scaling via its I²C interface. Although start-up is fixed at 1.2 V, the device can be programmed post-startup to any output voltage within the 0.8–3.35 V range (10-mV steps) using the VOUT_COMMAND register. This enables real-time adaptation to processor load states or thermal conditions.

What is the maximum supported I²C clock frequency for the TPS6286820CRQYR?

The TPS6286820CRQYR supports I²C high-speed mode up to 3.4 Mbps, as confirmed in Section 7.6 of the datasheet. This applies to both read and write operations when bus capacitance is ≤100 pF. For higher capacitance (≤400 pF), the maximum reliable frequency reduces to 1.7 Mbps - design must account for trace capacitance and pull-up strength.

How does thermal protection work on the TPS6286820CRQYR?

The TPS6286820CRQYR features two-tier thermal protection: a thermal warning flag activates at 130 °C (reported via I²C STATUS register), allowing firmware to initiate cooling or throttling; thermal shutdown engages at 150 °C, halting switching until junction temperature falls by 20 °C hysteresis. Both thresholds are silicon-trimmed and do not require external components.

Can the TPS6286820CRQYR operate with a pre-biased output capacitor?

Yes, the TPS6286820CRQYR supports start-up into a pre-biased output. When enabled, it detects the existing VOUT voltage and ramps from that level to the target 1.2 V (or I²C-programmed value), avoiding reverse current flow and ensuring safe sequencing in multi-rail systems where other supplies may power up first.

TPS6286820CRQYR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 9-PowerVFQFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Adjustable

Number of Outputs:: 1

Voltage - Input (Min):: 2.4V

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 0.8V

Voltage - Output (Max):: 3.35V

Current - Output:: 4A

Frequency - Switching:: 2.4MHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 9-VQFN-HR (1.5x2.5)

TPS6286820CRQYR FAQ

1.How can I place an order for TPS6286820CRQYR through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS6286820CRQYR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS6286820CRQYR reliable?

The price and inventory of TPS6286820CRQYR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS6286820CRQYR is usually 5 days.

3.What payment methods are accepted for TPS6286820CRQYR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS6286820CRQYR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS6286820CRQYR?

TPS6286820CRQYR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS6286820CRQYR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS6286820CRQYR?

For technical support, including TPS6286820CRQYR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS6286820CRQYR requirements.

6.How does Aetrix verify that TPS6286820CRQYR is sourced from the original manufacturer or authorized distributors?

All TPS6286820CRQYR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS6286820CRQYR meets industry standards.

7.What is the process for return or replacement of TPS6286820CRQYR?

All TPS6286820CRQYR units undergo pre-shipment inspection (PSI). If there is an issue with TPS6286820CRQYR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS6286820CRQYR part is unused and in its original packaging.

Return procedure for TPS6286820CRQYR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…