My Inquiry
My Account
Texas Instruments TPS628690ARQYR
- Part No.:
- TPS628690ARQYR
- Manufacturer:
- Texas Instruments
- Package:
- 9-PowerVFQFN
- Datasheet:
-
TPS628690ARQYR.pdf
- Description:
- IC REG BUCK ADJ 6A 9VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,879
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS628690ARQYR from Texas Instruments is a 6-A synchronous step-down DC/DC converter with I²C interface, DCS-Control™ topology, and 0.2–0.8375-V output voltage range in a 1.5-mm × 2.5-mm QFN-9 package. It delivers >90% efficiency at 0.9-V output, features 11-mΩ/10.5-mΩ internal MOSFETs, and supports dynamic voltage scaling for FPGA/ASIC core rails.
For engineers reviewing the TPS628690ARQYR datasheet, TPS628690ARQYR pinout, TPS628690ARQYR application, or TPS628690ARQYR equivalent, key selection criteria include I²C-configurable power-save vs. forced-PWM mode, thermal pre-warning capability, 2.4-MHz switching frequency, 1% output accuracy, and VSET/VID-selectable startup voltage (0.2–0.575 V).
Technical Context
The TPS628690ARQYR implements DCS-Control™ architecture to unify PWM and Power Save Mode operation within a single control loop-enabling seamless transition between 2.4-MHz fixed-frequency PWM and variable-frequency PFM without output disturbance. Its dual-MOSFET power stage (11-mΩ HS / 10.5-mΩ LS) and integrated current sensing support precise cycle-by-cycle overcurrent protection with hiccup-mode recovery.
I²C interface (up to 3.4 Mbps) enables real-time configuration of output voltage ramp rate, discharge enable, short-circuit protection mode (hiccup vs. latching), and power-good window thresholds. The VSET/VID pin sets both startup voltage and I²C target address via external resistor, while VOS provides direct output voltage sensing for ±1% regulation accuracy across load and temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.4 V to 5.5 V - supports single-cell Li-ion, USB PD, and industrial 3.3-V/5-V rails without external LDO pre-regulation. |
| Output Current | 6 A continuous - rated for sustained operation up to 125°C junction temperature with appropriate PCB thermal design. |
| Output Voltage Range | 0.2 V to 0.8375 V in 2.5-mV steps - optimized for LPDDR5 VDDQ and low-voltage FPGA core supplies requiring fine-grained DVS. |
| Switching Frequency | 2.4 MHz - enables use of ultra-small 0.22-µH inductors and reduces EMI filtering burden in space-constrained applications. |
| Efficiency | >90% at 0.9-V output - achieved via low RDS(on) FETs and adaptive DCS-Control™ minimizing light-load quiescent current (9–15 µA). |
| Accuracy | ±1% over 0°C to 85°C - tight regulation critical for sub-1-V digital supply rails where margin loss directly impacts timing closure. |
| Thermal Protection | 130°C thermal warning + 150°C shutdown with 20°C hysteresis - provides early system-level thermal management signaling before catastrophic failure. |
Pinout & Package
TPS628690ARQYR is housed in a thermally enhanced 9-pin QFN package (RQY) measuring 1.5 mm × 2.5 mm × 1.0 mm with 0.5-mm pitch and exposed thermal pad (PGND-connected). The package supports high-density layout and efficient heat dissipation via bottom-side copper.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 AGND | Analog ground reference | Separate low-noise return path for feedback and control circuitry; must be connected to quiet analog ground plane. |
| 2 PGND | Power ground return | High-current return for switch node and output capacitor; requires low-inductance connection to thermal pad. |
| 3 VIN | Main input power supply | Accepts 2.4–5.5 V; requires local 10-µF ceramic input capacitor placed adjacent to pin. |
| 4 EN | Enable control input | Active-high logic; internal pull-down ensures safe default-off state; 0.4-V low / 0.84-V high thresholds. |
| 5 SDA | I²C serial data line | Open-drain, supports up to 3.4 Mbps high-speed mode; requires external pull-up to 1.8–5.5 V. |
| 6 SCL | I²C serial clock line | Open-drain, synchronized with SDA; same pull-up requirements and noise immunity as SDA. |
| 7 SW | Switch node output | Connects to inductor; carries high di/dt switching current; requires minimized loop area to reduce EMI. |
| 8 VOS | Output voltage sense | Direct Kelvin connection to output capacitor anode; enables accurate remote sensing and ±1% regulation. |
| 9 VSET/VID | Startup voltage & I²C address | Resistor-programmable startup voltage (0.2–0.575 V); after startup, selects between two VOUT registers via logic level. |
Key Features
| Feature | Design Value |
|---|---|
| DCS-Control™ topology | Unifies PWM and PFM operation in one control block-eliminates mode-transition artifacts and maintains <10-mV load transient undershoot/overshoot. |
| I²C programmability | Configures output voltage, ramp rate, discharge, protection mode (hiccup/latch), and power-good window-all without external components. |
| VSET/VID dual-function pin | Sets startup voltage and I²C address via single resistor; eliminates need for separate address pins or strapping options. |
| Thermal pre-warning | Dedicated flag at 130°C alerts host processor before thermal shutdown (150°C), enabling proactive throttling or fan control. |
| Power-good window comparator | Monitors VOUT against 85–96% lower and 103–120% upper thresholds-ensures reliable system reset sequencing for sensitive processors. |
Applications
| LPDDR5 Memory Supply | FPGA Core Rail |
|---|---|
Use Scenario: Providing VDDQ supply to LPDDR5 memory modules in mobile SoC designs where dynamic voltage scaling improves power efficiency during burst transfers. IC Role / Device Role / Timing Role: Primary buck regulator delivering tightly regulated 0.6-V output with 2.5-mV DVS steps via I²C commands synchronized to memory controller timing. Use Value: Enables real-time VDDQ adjustment matching memory bandwidth demand-reducing average power by up to 22% versus fixed-voltage solutions. |
Use Scenario: Powering the core logic of Xilinx Versal or Intel Agilex FPGAs in AI edge accelerators requiring rapid voltage transitions during partial reconfiguration. IC Role / Device Role / Timing Role: High-current (6-A), fast-transient DC/DC converter with DCS-Control™ ensuring <50-µs response to 3-A load steps without violating 30-mV ripple spec. Use Value: Maintains FPGA timing closure under dynamic workloads by limiting output deviation to ±0.5% during 10-A/µs slew-rate transients. |
| Solid-State Drive Controller | Optical Transceiver Module |
Use Scenario: Supplying 0.8-V core voltage to NVMe SSD controllers during high-throughput read/write bursts with strict thermal constraints in M.2 form factor. IC Role / Device Role / Timing Role: Thermally robust buck converter using PGND-exposed QFN package and thermal warning signal to coordinate NAND flash throttling. Use Value: Prevents thermal derating by triggering host-based throttling at 130°C-extending sustained write performance by 3.2× versus non-warned alternatives. |
Use Scenario: Generating 0.9-V bias for 100G/400G optical module DSPs where EMI-sensitive analog front-ends require ultra-low switching noise. IC Role / Device Role / Timing Role: Forced-PWM mode enabled via I²C to lock 2.4-MHz switching frequency-simplifying EMI filter design and avoiding band interference with 25-Gbps SerDes lanes. Use Value: Reduces conducted EMI peak amplitude by 18 dB compared to PFM operation, meeting CISPR-32 Class B limits without shielding. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS628680ARQYR | 4-A rating, identical 0.2–0.8375-V DVS range and 2.5-mV step size, same QFN-9 package and pinout. | Lower current capacity suits mid-tier SoCs or dual-core processors where peak load stays below 4.5 A. | Select when system peak current is ≤4 A and cost optimization is prioritized over headroom. |
| TPS62933RTER | 6-A, 2.7–6-V input, 0.4–1.2-V output, 1.8-MHz fixed frequency, no I²C-uses external resistors for VOUT and soft-start. | Lacks DVS and thermal warning; suited for fixed-voltage, cost-sensitive industrial controls rather than adaptive computing loads. | Choose only if I²C configurability and sub-1-V DVS are unnecessary and board space allows larger 0.47-µH inductor. |
Compared with TPS628680ARQYR, the TPS628690ARQYR provides 50% higher current headroom for burst-mode workloads; versus TPS62933RTER, it trades pin-strapped simplicity for real-time I²C adaptability and tighter low-voltage regulation-critical for memory and FPGA core supplies.
Availability
TPS628690ARQYR is available at Aetrix Electronics and suitable for LPDDR5 memory supplies, FPGA core rails, solid-state drive controllers, and optical transceiver modules requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for TPS628690ARQYR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion and system-level power architecture.
The TPS6286x family was designed specifically for next-generation compute platforms-delivering ultra-small footprint, I²C-adaptive voltage scaling, and thermal intelligence for FPGA, ASIC, and memory subsystems in AI edge, 5G infrastructure, and high-performance storage.
FAQ
What is the maximum output current capability of the TPS628690ARQYR?
The TPS628690ARQYR is rated for 6 A continuous output current under recommended operating conditions (TJ ≤ 125°C). Its internal 11-mΩ high-side and 10.5-mΩ low-side MOSFETs, combined with the thermally optimized RQY QFN package, enable this rating without external current-sense components. Derating applies above 85°C junction temperature per the datasheet's thermal information table.
Does the TPS628690ARQYR support dynamic voltage scaling (DVS) and how is it implemented?
Yes, the TPS628690ARQYR supports DVS across three output ranges-including 0.2–0.8375 V in 2.5-mV steps-via its I²C interface. Voltage changes are executed by writing to dedicated VOUT registers; the device adjusts output in ≤1 ms per 10-mV step. This enables real-time adaptation to processor workload states, such as lowering voltage during idle cycles to reduce dynamic power in LPDDR5 or FPGA applications.
What thermal protection features does the TPS628690ARQYR include?
The TPS628690ARQYR integrates two thermal safeguards: a 130°C thermal pre-warning flag (TJW) that asserts a host-alert signal, and a 150°C thermal shutdown (TJSD) with 20°C hysteresis. Both are monitored continuously and operate independently of I²C status. The pre-warning allows system firmware to initiate throttling before shutdown occurs-critical for maintaining uptime in fanless embedded systems.
Can the TPS628690ARQYR start up into a pre-biased output capacitor?
Yes, the TPS628690ARQYR supports pre-biased start-up. When enabled, it detects the existing output voltage and ramps from that level to the target VOUT using its internal soft-start circuitry (1-ms ramp time). This prevents reverse current flow into the output capacitor and avoids disruptive voltage glitches-essential in hot-swap or multi-rail power sequencing scenarios.
How does the VSET/VID pin function on the TPS628690ARQYR?
The VSET/VID pin on the TPS628690ARQYR serves two distinct roles: during start-up, it sets the initial output voltage (0.2–0.575 V) and I²C target address via an external resistor; after start-up, it becomes a logic-select input-low = VOUT register 1, high = VOUT register 2-allowing fast switching between two preconfigured voltages without I²C transaction overhead.
TPS628690ARQYR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 9-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.4V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.2V
- Voltage - Output (Max):
- 0.8375V
- Current - Output:
- 6A
- Frequency - Switching:
- 2.4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 9-VQFN-HR (1.5x2.5)
TPS628690ARQYR FAQ
1.How can I place an order for TPS628690ARQYR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS628690ARQYR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS628690ARQYR reliable?
The price and inventory of TPS628690ARQYR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS628690ARQYR is usually 5 days.
3.What payment methods are accepted for TPS628690ARQYR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS628690ARQYR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS628690ARQYR?
TPS628690ARQYR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS628690ARQYR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS628690ARQYR?
For technical support, including TPS628690ARQYR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS628690ARQYR requirements.
6.How does Aetrix verify that TPS628690ARQYR is sourced from the original manufacturer or authorized distributors?
All TPS628690ARQYR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS628690ARQYR meets industry standards.
7.What is the process for return or replacement of TPS628690ARQYR?
All TPS628690ARQYR units undergo pre-shipment inspection (PSI). If there is an issue with TPS628690ARQYR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS628690ARQYR part is unused and in its original packaging.
Return procedure for TPS628690ARQYR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS628690ARQYR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
