Texas Instruments TPS62872N0QWRXSRQ1
- Part No.:
- TPS62872N0QWRXSRQ1
- Manufacturer:
- Texas Instruments
- Package:
- 16-TFQFN Exposed Pad
- Datasheet:
-
TPS62872N0QWRXSRQ1.pdf
- Description:
- IC REG BUCK ADJ 12A 16VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,264
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS62872N0QWRXSRQ1 from Texas Instruments is an AEC-Q100 Grade 1 (–40°C to +125°C) automotive synchronous step-down DC/DC converter delivering 12A continuous output current, supporting 2.7V–6V input, ±1% output voltage accuracy with differential remote sensing, and resistor-selectable switching frequencies of 1.5/2.25/2.5/3.0 MHz - designed for FPGA, ASIC, and DDR memory core supplies in ADAS and infotainment systems.
For engineers reviewing the TPS62872N0QWRXSRQ1 datasheet, TPS62872N0QWRXSRQ1 pinout, TPS62872N0QWRXSRQ1 application, or TPS62872N0QWRXSRQ1 equivalent, key selection criteria include its non-I²C variant configuration (SDA/SCL tied to GND), fixed 0.875V startup voltage, forced-PWM/power-save mode control via MODE/SYNC, and stackability for higher-current rail designs without I²C bus overhead.
Technical Context
The TPS62872N0QWRXSRQ1 implements a fixed-frequency DCS-Control topology optimized for fast load transients and low output voltage ripple, with internal 7mΩ high-side and 4.5mΩ low-side MOSFETs enabling high efficiency at elevated ambient temperatures. Its differential remote sensing (VOSNS/GOSNS) ensures point-of-load regulation stability under dynamic current conditions.
This variant lacks I²C functionality: SDA and SCL pins are internally deactivated and must be externally tied to GND; startup voltage is fixed at 0.875V via VSEL shorted to VIN; spread-spectrum clocking is enabled by default; and soft-start time is 0.5 ms - distinguishing it from I²C-enabled family members while retaining full stackability and thermal warning/shutdown features.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 12A continuous - supports high-power digital loads like SoC cores and DDR4/5 memory without external current sharing circuitry. |
| Input Voltage Range | 2.7V to 6V - compatible with automotive 3.3V, 5V, and battery-backed rails including cold-crank scenarios down to 2.7V. |
| Output Voltage Accuracy | ±1% - achieved via differential remote sensing, ensuring stable regulation at point-of-load despite PCB trace IR drop. |
| Switching Frequency | Resistor-selectable: 1.5/2.25/2.5/3.0 MHz - enables optimization of size (higher fSW → smaller L/C) vs. efficiency (lower fSW → lower switching loss). |
| Startup Voltage | Fixed 0.875V - set by VSEL shorted to VIN; eliminates external resistor network and simplifies BOM for known-voltage applications. |
| Thermal Protection | Thermal warning at 150°C TJ, shutdown at 170°C TJ with 20°C hysteresis - prevents damage during sustained overload or poor airflow conditions. |
| Package | 2.55mm × 3.55mm × 1mm VQFN-FCRLF (RXS) with wettable flanks - supports automated optical inspection (AOI) and robust thermal dissipation via exposed thermal pad soldered to GND. |
Pinout & Package
TPS62872N0QWRXSRQ1 uses the 16-pin RXS VQFN package (2.55mm × 3.55mm, 0.4mm pitch, wettable flanks), with an exposed thermal pad requiring solder connection to GND for thermal and mechanical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (COMP) | Control loop compensation node | Connect RC network to GOSNS to stabilize feedback; in stacked operation, all COMP pins must be tied together. |
| 2 (GOSNS) | Differential ground sense input | Measures return path voltage drop; paired with VOSNS to reject common-mode noise and enable precise point-of-load regulation. |
| 3 (VOSNS) | Differential output voltage sense input | Monitors regulated rail directly at load; enables ±1% DC accuracy independent of board layout parasitics. |
| 4 (EN) | Enable control input | Active-high logic; requires ≥15kΩ series resistor; enables/disables converter and controls stack synchronization when interlinked. |
| 5,9 (VIN) | Main power input | Two dedicated input pins reduce high-current path impedance; each requires local ceramic capacitor to GND for EMI suppression. |
| 6,8 (GND) | Power ground | Low-impedance return paths for input/output currents; must be connected to thermal pad and system GND plane. |
| 7 (SW) | Power switch node | Connects to external inductor; carries high di/dt; requires tight layout with minimal loop area to limit EMI and voltage spikes. |
| 10 (PG) | Open-drain power-good indicator | Signals valid output voltage (92–108% window); in stacked mode, only primary device drives PG; secondaries use it as input. |
| 11 (MODE/SYNC) | Operating mode select / sync input | Pull low for power-save mode (efficiency-optimized), pull high for forced-PWM (low ripple, best transient response); also accepts external sync clock. |
| 12 (SDA), 13 (SCL) | I²C interface (deactivated) | Must be tied to GND per datasheet; no I²C functionality - eliminates bus contention and simplifies routing in non-programmable applications. |
| 14 (SYNC_OUT) | Internal clock output | Drives MODE/SYNC of next device in daisy-chained stack; floating in single-device use; defines secondary role when pulled to GND via 47kΩ. |
| 15 (VSEL) | Startup voltage select | Shorted to VIN to fix startup at 0.875V - removes external resistor, reduces component count, and guarantees deterministic boot behavior. |
| 16 (FSEL) | Frequency select | Configures switching frequency via resistor-to-GND/VIN; supports 1.5/2.25/2.5/3.0 MHz options or external sync clock input. |
Key Features
| Feature | Design Value |
|---|---|
| Differential remote sensing | Enables ±1% output accuracy at point-of-load by rejecting PCB trace resistance effects - critical for sub-1V core supplies with high dI/dt. |
| Stackable architecture | Supports parallel operation of identical-current devices (e.g., two TPS62872N0QWRXSRQ1) for up to 24A with balanced current sharing and synchronized switching. |
| Fixed 0.875V startup voltage | Eliminates external VSEL resistor network, reducing BOM cost and layout complexity while guaranteeing repeatable power-up sequencing for known-voltage rails. |
| Thermal warning & shutdown | Provides early overtemperature alert at 150°C junction temperature and hard shutdown at 170°C - enables system-level thermal management before failure. |
| Active output discharge | Integrates controlled resistive (6Ω) and constant-current (50–200mA) discharge paths to safely collapse output voltage during disable, preventing back-driving of downstream circuitry. |
| Wettable flank VQFN package | Enables reliable AOI inspection of solder joints on all 16 perimeter pins and thermal pad - essential for zero-defect automotive manufacturing requirements. |
Applications
| ADAS Sensor Fusion Module | FPGA-Based Camera Processing Unit |
|---|---|
Use Scenario: Powering multi-core vision processor and high-speed SerDes interfaces in forward-facing radar/camera fusion ECUs operating continuously at >85°C ambient. IC Role / Device Role: Primary 12A core supply delivering stable 0.85V @ 10A peak with <10mV ripple, using differential sensing to compensate for 50mΩ board trace resistance. Use Value: Maintains deterministic timing margins under rapid load steps (0–8A in 100ns) due to DCS-Control loop bandwidth and stackable headroom for future performance upgrades. |
Use Scenario: Supplying Xilinx Zynq UltraScale+ MPSoC PL and PS rails in automotive surround-view camera controller with strict EMI limits. IC Role / Device Role: 12A buck converter configured at 2.5MHz switching frequency to minimize inductor size and avoid AM band interference, with spread-spectrum enabled. Use Value: Achieves >92% efficiency at 12A/0.85V while meeting CISPR-25 Class 5 radiated emissions - enabled by low-noise DCS-Control and wettable-flank thermal management. |
| Infotainment Cluster Display SoC | Automotive DDR5 Memory Subsystem |
Use Scenario: Delivering 12A at 0.95V to ARM Cortex-A78-based application processor in digital instrument cluster with real-time graphics rendering. IC Role / Device Role: Core voltage regulator with 0.5ms soft-start and power-good window comparator (92–108%) to coordinate boot sequence with display driver ICs. Use Value: Prevents brown-out resets during GPU burst loads via fast transient response (<10µs recovery) and thermal warning signaling to OS before throttling occurs. |
Use Scenario: Providing tightly regulated 1.1V/12A to LPDDR5 memory interface in head-up display controller where voltage droop causes data corruption. IC Role / Device Role: DDR termination and core supply with differential sensing across 4-layer memory module PCB to nullify 35mV IR drop at 10A. Use Value: Guarantees <±5mV static error and <15mV dynamic droop under 8A step load - meeting JEDEC JESD209-5B DDR5 VDDQ tolerance requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62872Y1QWRXSRQ1 | I²C-enabled variant with 0.875V startup and 0x42 address; supports dynamic voltage scaling and telemetry readback. | Required where firmware-controlled voltage adjustment (e.g., DVFS for thermal management) or real-time temperature monitoring is needed. | Select when programmability justifies added I²C routing, pull-up resistors, and firmware integration effort. |
| LM61480QRJNRQ1 | 12A automotive buck with 3.5–36V input, no remote sensing, fixed 500kHz–2.2MHz freq, ±2% accuracy, no stackability. | Suitable for higher-input systems (e.g., 12V battery-derived rails) where point-of-load accuracy is less critical than wide VIN range. | Choose for cost-sensitive 12V-fed modules without DDR/FPGA core requirements or need for stacking. |
Compared with TPS62872Y1QWRXSRQ1, the TPS62872N0QWRXSRQ1 trades programmability for simplified layout and lower system-level validation effort; versus LM61480QRJNRQ1, it delivers superior accuracy, stackability, and transient performance at the expense of narrower input range.
Availability
TPS62872N0QWRXSRQ1 is available at Aetrix Electronics and suitable for automotive ADAS sensor modules, infotainment cluster processors, and DDR5 memory subsystems requiring stable component supply with AEC-Q100 qualification and long-term production support.
Supply support for TPS62872N0QWRXSRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive-grade power management solutions with decades of functional safety and AEC-Q100 expertise.
The TPS6287x-Q1 product line was engineered specifically for high-current, low-voltage core supplies in safety-critical automotive electronics - emphasizing fast transient response, differential sensing, stackability, and robust thermal protection.
FAQ
What is the startup output voltage of TPS62872N0QWRXSRQ1, and how is it set?
The TPS62872N0QWRXSRQ1 has a fixed startup output voltage of 0.875V, determined by connecting the VSEL pin directly to VIN as specified in Table 4-2. This eliminates the need for external resistors, ensures deterministic boot behavior, and simplifies design for applications where voltage flexibility is not required. The 0.875V setting aligns with common FPGA and ASIC core voltage requirements.
Does TPS62872N0QWRXSRQ1 support stacking with other devices, and what are the constraints?
Yes, TPS62872N0QWRXSRQ1 supports stacking with identical-current devices (e.g., another TPS62872N0QWRXSRQ1) to deliver up to 24A. All stacked devices must share the same current rating, have synchronized MODE/SYNC signals, and interconnect COMP, EN, PG, and SYNC_OUT pins as defined in Section 7.3.17. SDA/SCL pins must remain tied to GND in all units.
How does the absence of I²C functionality affect the usage of TPS62872N0QWRXSRQ1 compared to I²C variants?
The TPS62872N0QWRXSRQ1 omits I²C functionality: SDA and SCL pins are internally disabled and must be externally tied to GND. Factory-configured defaults apply - including fixed 0.875V startup, enabled spread-spectrum, and 0.5ms soft-start - removing runtime programmability but reducing layout complexity, BOM count, and firmware dependencies.
What thermal protection features does TPS62872N0QWRXSRQ1 provide, and how do they operate?
TPS62872N0QWRXSRQ1 provides thermal warning at 150°C junction temperature and thermal shutdown at 170°C, both with 20°C hysteresis. The thermal warning signal can be monitored by a system microcontroller to initiate throttling, while shutdown forces a safe power-down. These thresholds are silicon-trimmed and require no external components.
What package type and assembly requirements apply to TPS62872N0QWRXSRQ1?
TPS62872N0QWRXSRQ1 uses the 16-pin RXS VQFN package (2.55mm × 3.55mm × 1mm) with wettable flanks and an exposed thermal pad. The thermal pad must be soldered to a GND plane for thermal performance and mechanical reliability. Wettable flanks enable automated optical inspection (AOI) of all solder joints - a requirement for automotive PPAP compliance.
TPS62872N0QWRXSRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-TFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.4V
- Voltage - Output (Max):
- 3.35V
- Current - Output:
- 12A
- Frequency - Switching:
- 1.5MHz, 2.25MHz, 2.5MHz, 3MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 16-VQFN (2.55x3.55)
TPS62872N0QWRXSRQ1 FAQ
1.How can I place an order for TPS62872N0QWRXSRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS62872N0QWRXSRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS62872N0QWRXSRQ1 reliable?
The price and inventory of TPS62872N0QWRXSRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS62872N0QWRXSRQ1 is usually 5 days.
3.What payment methods are accepted for TPS62872N0QWRXSRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS62872N0QWRXSRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS62872N0QWRXSRQ1?
TPS62872N0QWRXSRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS62872N0QWRXSRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS62872N0QWRXSRQ1?
For technical support, including TPS62872N0QWRXSRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS62872N0QWRXSRQ1 requirements.
6.How does Aetrix verify that TPS62872N0QWRXSRQ1 is sourced from the original manufacturer or authorized distributors?
All TPS62872N0QWRXSRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS62872N0QWRXSRQ1 meets industry standards.
7.What is the process for return or replacement of TPS62872N0QWRXSRQ1?
All TPS62872N0QWRXSRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS62872N0QWRXSRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS62872N0QWRXSRQ1 part is unused and in its original packaging.
Return procedure for TPS62872N0QWRXSRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS62872N0QWRXSRQ1 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

