Texas Instruments TPS62872Z2WRXSR
- Part No.:
- TPS62872Z2WRXSR
- Manufacturer:
- Texas Instruments
- Package:
- 16-TFQFN Exposed Pad
- Datasheet:
-
TPS62872Z2WRXSR.pdf
- Description:
- IC REG BUCK PROG 12A 16VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,622
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS62872Z2WRXSR from Texas Instruments is a 12A synchronous step-down DC/DC converter with I²C interface, differential remote sensing, and stackable architecture for high-current FPGA/ASIC core supplies. It operates from 2.7V–6V input, delivers ±1% output voltage accuracy, supports 0.500V startup voltage (I²C address 0x40), and uses a fixed-frequency DCS-Control topology for fast transient response in DDR memory and optical network power rails.
For engineers reviewing the TPS62872Z2WRXSR datasheet, TPS62872Z2WRXSR pinout, TPS62872Z2WRXSR application, or TPS62872Z2WRXSR equivalent, this page details its validated 16-pin RXS VQFN package, I²C-configurable voltage scaling, thermal warning/PG signaling, and stackable operation with synchronized switching up to 3.0MHz - critical for multi-rail embedded power system design.
Technical Context
The TPS62872Z2WRXSR implements a fixed-frequency DCS-Control architecture with inner emulated current loop, middle direct feedback loop, and outer voltage-regulating loop - enabling sub-10µs load transient recovery while maintaining low output ripple. Its dual MOSFET power stage features 7mΩ high-side and 4.5mΩ low-side RDS(on) at 3.3V VIN, supporting continuous 12A output at TJ ≤ 125°C with differential remote sense compensation.
I²C interface (up to 1MHz) enables real-time voltage adjustment, temperature monitoring, and fault reporting; FSEL pin selects 1.5/2.25/2.5/3.0MHz switching frequency or external sync; MODE/SYNC pin configures forced-PWM or power-save mode; SYNC_OUT daisy-chains stacked converters for phase-aligned operation without external clock generator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 12A continuous - supports high-power FPGA cores and ASIC logic rails without derating at full junction temperature (125°C). |
| Input Voltage Range | 2.7V to 6V - compatible with single-cell Li-ion, 3.3V/5V intermediate bus, and industrial 4–5.5V supply rails. |
| Output Voltage Accuracy | ±1% - achieved via differential remote sensing (VOSNS/GOSNS), ensuring stable regulation at point-of-load under dynamic load conditions. |
| Switching Frequency | Resistor-selectable 1.5/2.25/2.5/3.0MHz or externally synchronized - enables compact filter design with 110–330nH inductors and minimizes EMI in dense PCB layouts. |
| I²C Interface Speed | Up to 1MHz Fast Mode Plus - allows rapid voltage scaling during processor DVFS transitions and real-time telemetry readback without interrupting power delivery. |
| Thermal Protection | 150°C thermal warning + 170°C shutdown with 20°C hysteresis - provides fail-safe operation and early system-level thermal management signaling. |
| Startup Output Voltage | 0.500V (I²C address 0x40) - factory-configured for low-voltage core domains requiring precise initial bias before firmware-controlled ramp-up. |
Pinout & Package
TPS62872Z2WRXSR is housed in a 2.55mm × 3.55mm × 1mm RXS VQFN package with wettable flanks and exposed thermal pad soldered to GND for optimal thermal resistance (RθJB = 7.7°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| COMP (Pin 1) | Control loop compensation node | Connects external RC network to GOSNS to stabilize DCS-Control loop; must be tied together across stacked devices. |
| GOSNS (Pin 2) | Differential ground sense input | Measures return path voltage drop to enable point-of-load regulation; rejects PCB trace IR drop up to ±100mV common-mode range. |
| VOSNS (Pin 3) | Differential output voltage sense input | Monitors regulated rail at load; combined with GOSNS, achieves ±1% DC accuracy independent of board layout parasitics. |
| EN (Pin 4) | Enable control input | Active-high logic input (1.0V threshold); requires ≥15kΩ series resistor; interconnects across stacked devices for coordinated start-up. |
| VIN (Pins 5,9) | Main power input | Accepts 2.7–6V; each pin requires local 5–10µF ceramic capacitor to GND for high-frequency decoupling and EMI suppression. |
| GND (Pins 6,8) | Power ground reference | Low-impedance return path for high di/dt currents; connects directly to thermal pad for thermal and electrical integrity. |
| SW (Pin 7) | Power switch node | Drives external inductor; switches between VIN and GND via integrated 7mΩ/4.5mΩ MOSFETs; requires tight layout to minimize ringing. |
| PG (Pin 10) | Open-drain power-good indicator | Signals valid output (92–98% undervoltage / 102–108% overvoltage window); tied together in stacked mode with primary device driving output. |
| MODE/SYNC (Pin 11) | Operating mode & clock sync | Pull-low = power-save; pull-high = forced-PWM; accepts external 1.3–3.3MHz sync clock for deterministic phase alignment in multi-phase stacks. |
| SDA (Pin 12) | I²C data line | Bi-directional serial interface (1MHz max); pulled up externally; grounded for secondary devices in stacked configuration. |
| SCL (Pin 13) | I²C clock line | Master-generated clock input; pulled up externally; grounded for secondary devices in stacked configuration. |
| SYNC_OUT (Pin 14) | Internal clock output | Drives MODE/SYNC of next device in daisy-chain; floating in single-device use; 47kΩ-to-GND configures secondary role in stack. |
| VSEL (Pin 15) | Startup voltage select | Resistor-to-GND/VIN sets one of four factory-programmed startup voltages (0.500V/0.750V/0.875V/1.050V); internal 5.5–9kΩ pullup. |
| FSEL (Pin 16) | Frequency select | Resistor-to-GND/VIN selects 1.5/2.25/2.5/3.0MHz free-run frequency or enables external sync; internal 5.5–9kΩ pullup. |
Key Features
| Feature | Design Value |
|---|---|
| Differential remote sensing | Enables ±1% output regulation at point-of-load by rejecting PCB trace resistance effects - critical for sub-1V core supplies with high di/dt. |
| Stackable architecture | Supports parallel operation of identical-current devices (e.g., two TPS62872Z2WRXSR) with daisy-chained SYNC_OUT/MODE-SYNC for phase-aligned 24A delivery and thermal load sharing. |
| I²C programmability | Allows runtime voltage adjustment, temperature monitoring, and fault flag polling - eliminates need for external DACs or supervisors in adaptive power systems. |
| DCS-Control topology | Delivers <10µs transient response with minimal output capacitance (40µF typical), reducing BOM cost and board area vs conventional voltage-mode controllers. |
| Active output discharge | Integrates 6Ω resistive or 50–200mA constant-current discharge path - ensures safe rail collapse during shutdown, preventing back-powering of downstream logic. |
| Wettable flank package | Enables automated optical inspection (AOI) of solder joints on bottom-side pins - improves manufacturing yield and reliability verification for high-volume production. |
Applications
| FPGA Core Supply | DDR Memory Rail |
|---|---|
Use Scenario: Powering Xilinx Versal or Intel Agilex FPGA core logic operating at 0.5–0.85V with dynamic current demand up to 12A. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering tightly regulated core voltage with differential remote sensing and I²C-based DVFS coordination. Use Value: Maintains ±1% voltage accuracy under 5A/µs load transients, enabling reliable high-frequency operation without guardbanding. |
Use Scenario: Supplying LPDDR5/DDR5 VDDQ rails requiring fast transient response and low-noise 1.1V/1.25V outputs. IC Role / Device Role / Timing Role: High-efficiency step-down converter with forced-PWM mode and 2.25MHz switching to minimize output ripple and meet JEDEC noise specs. Use Value: Achieves >90% efficiency at 8A load with <10mV p-p ripple, eliminating need for additional LDO post-regulation. |
| Optical Network ASIC | Industrial CPU Module |
Use Scenario: Powering 100G/400G optical transceiver ASICs with strict thermal limits and multi-rail sequencing requirements. IC Role / Device Role / Timing Role: Stackable DC/DC controller providing 12A at 0.75V with thermal warning output to trigger system throttling before shutdown. Use Value: Enables predictive thermal management via I²C-read temperature status, extending module lifetime in sealed enclosures. |
Use Scenario: Regulating ARM Cortex-A72/A76 CPU cores in ruggedized edge computing modules operating from 4–5.5V input. IC Role / Device Role / Timing Role: Single-chip power solution with EN/PG sequencing, remote sense, and wettable-flank package for IPC-grade reliability. Use Value: Simplifies compliance with IPC-A-610 Class 3 solder joint inspection via AOI-compatible package geometry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-current synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62872Z0WRXSR | Same 12A rating and RXS package, but starts at 0.800V (I²C address 0x40) instead of 0.500V; identical pinout and feature set. | Targeted at higher-VDD core domains (e.g., GPU subsystems) where 0.8V startup avoids undershoot during cold boot. | Select when system firmware expects 0.8V default rail; no layout change required - only VSEL resistor differs. |
| TPS62871Z2WRXSR | 9A version with identical 0.500V startup, I²C interface, and RXS package; shares all control pins, timing, and thermal specs except current limit. | Suitable for lower-power SoCs or cost-optimized designs where 9A headroom suffices and thermal margin is prioritized. | Choose for reduced thermal stress in space-constrained modules; maintains same firmware and layout with 25% lower peak current capability. |
Compared with TPS62872Z2WRXSR, the Z0WRXSR variant offers higher startup voltage for legacy core compatibility, while the TPS62871Z2WRXSR reduces current capacity and thermal load - both retain full I²C programmability and stackability without PCB revision.
Availability
TPS62872Z2WRXSR is available at Aetrix Electronics and suitable for FPGA core supplies, DDR memory rails, optical network ASICs, and industrial CPU modules requiring stable component supply with guaranteed long-term manufacturability.
Supply support for TPS62872Z2WRXSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-efficiency power management ICs.
The TPS6287x family was designed specifically for high-current, low-voltage digital core supplies in FPGA, ASIC, and memory applications - emphasizing fast transient response, I²C configurability, and thermal robustness in compact packages.
FAQ
What is the default startup output voltage of the TPS62872Z2WRXSR?
The TPS62872Z2WRXSR has a factory-configured startup output voltage of 0.500V, corresponding to I²C address 0x40. This value is selected via internal VSEL resistor mapping and cannot be altered without reprogramming the device's non-volatile configuration - making it ideal for low-voltage core domains requiring precise initial bias before firmware-controlled ramp-up.
Can multiple TPS62872Z2WRXSR devices be stacked for higher current?
Yes, the TPS62872Z2WRXSR supports stacking with identical-current devices using its SYNC_OUT and MODE/SYNC pins. Two TPS62872Z2WRXSR units can deliver 24A with phase-aligned switching, shared COMP node, and coordinated PG signaling - provided all devices share the same current rating and are thermally managed within 125°C junction limit.
Does the TPS62872Z2WRXSR require external compensation components?
Yes, the TPS62872Z2WRXSR requires an external resistor and capacitor from the COMP pin to GOSNS to configure loop stability. The values depend on output voltage, inductance, and capacitance; TI provides design calculators and reference schematics in SLVSGC5E to determine optimal RC values for specific application conditions.
What thermal protection features does the TPS62872Z2WRXSR include?
The TPS62872Z2WRXSR integrates a 150°C thermal warning output (asserted via I²C register or dedicated TW pin in some variants) and 170°C thermal shutdown with 20°C hysteresis. These functions protect against sustained overload or inadequate heatsinking, allowing system-level thermal management before catastrophic failure occurs.
Is differential remote sensing mandatory for achieving ±1% output accuracy with the TPS62872Z2WRXSR?
Yes, the ±1% output voltage accuracy specification for the TPS62872Z2WRXSR is guaranteed only when differential remote sensing (VOSNS and GOSNS) is implemented per the layout guidelines in Section 9.5 of SLVSGC5E. Using single-point feedback bypasses the precision sensing path and degrades accuracy to ±2% or worse due to PCB trace resistance effects.
TPS62872Z2WRXSR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-TFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Programmable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.4V
- Voltage - Output (Max):
- 3.35V
- Current - Output:
- 12A
- Frequency - Switching:
- 1.5MHz, 2.25MHz, 2.5MHz, 3MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 16-VQFN (2.55x3.55)
TPS62872Z2WRXSR FAQ
1.How can I place an order for TPS62872Z2WRXSR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS62872Z2WRXSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS62872Z2WRXSR reliable?
The price and inventory of TPS62872Z2WRXSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS62872Z2WRXSR is usually 5 days.
3.What payment methods are accepted for TPS62872Z2WRXSR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS62872Z2WRXSR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS62872Z2WRXSR?
TPS62872Z2WRXSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS62872Z2WRXSR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS62872Z2WRXSR?
For technical support, including TPS62872Z2WRXSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS62872Z2WRXSR requirements.
6.How does Aetrix verify that TPS62872Z2WRXSR is sourced from the original manufacturer or authorized distributors?
All TPS62872Z2WRXSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS62872Z2WRXSR meets industry standards.
7.What is the process for return or replacement of TPS62872Z2WRXSR?
All TPS62872Z2WRXSR units undergo pre-shipment inspection (PSI). If there is an issue with TPS62872Z2WRXSR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS62872Z2WRXSR part is unused and in its original packaging.
Return procedure for TPS62872Z2WRXSR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS62872Z2WRXSR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

