My Inquiry
My Account
Texas Instruments TPS63802DLAR
- Part No.:
- TPS63802DLAR
- Manufacturer:
- Texas Instruments
- Package:
- 10-PowerVFDFN
- Datasheet:
-
TPS63802DLAR.pdf
- Description:
- IC REG BUCK BOOST ADJ 2A 10VSON
- Quantity:
- Payment:
- Shipping:
Inventory:7,663
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS63802DLAR from Texas Instruments is a 2-A synchronous buck-boost DC/DC converter in a 10-pin DFN (VSON-HR) package, operating across 1.3 V–5.5 V input and 1.8 V–5.2 V adjustable output. It delivers 2-A continuous output at VIN ≥ 2.3 V / VOUT = 3.3 V, features 11-µA quiescent current, seamless mode transitions (buck/buck-boost/boost), and true shutdown with load disconnect-used in portable POS terminals, IP network cameras, and battery-backed electricity meters.
For engineers reviewing the TPS63802DLAR datasheet, TPS63802DLAR pinout, TPS63802DLAR application, or TPS63802DLAR equivalent, key selection criteria include its 4-switch peak-current-mode architecture, pre-biased start-up capability, integrated overvoltage/overtemperature protection, and compatibility with 0.47-µH inductors and 22-µF output capacitors in space-constrained designs.
Technical Context
The TPS63802DLAR implements a 4-switch synchronous buck-boost topology with automatic, threshold-defined transitions between buck, buck-boost (3-cycle), and boost modes-ensuring stable regulation without output ripple spikes during mode switching. Its peak-current-mode control loop uses a 500-mV internal reference and measures inductor current via high-side FET sensing in all modes.
It supports forward and reverse current operation, includes programmable PFM/PWM mode selection via MODE pin, and integrates soft-start (224 µs ramp time), power-good (open-drain PG with 95%/90% thresholds), and true shutdown with load isolation-enabling reliable sequencing and fault handling in battery-powered systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 1.3 V to 5.5 V; supports single-cell Li-ion, LiFePO₄, and multi-cell alkaline/NiMH sources with ≥1.8 V startup requirement |
| Output Voltage Range | 1.8 V to 5.2 V (adjustable via external resistor divider); enables flexible rail generation for MCU cores, sensors, and RF modules |
| Max Output Current | 2 A continuous at VIN ≥ 2.3 V and VOUT = 3.3 V; sufficient for point-of-load regulation in IoT edge nodes and smart locks |
| Quiescent Current | 11 µA typical; maintains >85% efficiency at 100-µA loads, critical for always-on battery backup applications |
| Switching Frequency | 1.4 MHz (buck-boost), 1.6 MHz (buck), 2.1 MHz (boost); enables use of compact 0.47-µH inductors and low-ESR ceramic capacitors |
| Protection Features | Integrated overvoltage (5.7 V typ), overtemperature (150 °C trip), undervoltage lockout (1.7 V rising), and reverse-current limiting (–0.9 A) |
| Thermal Resistance | RΘJA = 81.0 °C/W; supports 2-A operation up to +125 °C junction temperature with minimal PCB copper area |
Pinout & Package
TPS63802DLAR is housed in a thermally enhanced 10-pin VSON-HR (DFN) package measuring 3.0 mm × 2.0 mm with 0.5-mm pitch and exposed thermal pad. The package supports high-power density layouts and requires solder paste stencil optimization for thermal pad reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 EN | Enable input | Digital logic input (1.1 V threshold); must be terminated-enables precise power-up delay or supply-voltage monitoring via external RC/divider |
| 2 MODE | PFM/PWM mode select | LOW = power-save mode (variable frequency); HIGH = forced PWM (fixed frequency, low ripple); not floating |
| 3 AGND | Analog ground | Reference for FB and internal error amplifier; requires separate low-noise connection from PGND near IC |
| 4 FB | Feedback sensing | Monitors output voltage via resistive divider; 500-mV internal reference enables accurate 1.8–5.2 V programming |
| 5 PG | Power-good indicator | Open-drain output asserting HIGH when VOUT ≥ 95% target; sinks 1 mA; used for rail sequencing and fault signaling |
| 6 VOUT | Power stage output | Main regulated output node; connects to output capacitor and load; requires low-ESR ceramic (≥22 µF) |
| 7 L2 | Inductor connection (buck path) | Connects to one terminal of 0.47-µH inductor; carries bidirectional current in buck and buck-boost modes |
| 8 GND | Power ground | High-current return path for power switches; ties to thermal pad and PCB ground plane for thermal management |
| 9 L1 | Inductor connection (boost path) | Connects to other terminal of same 0.47-µH inductor; carries bidirectional current in boost and buck-boost modes |
| 10 VIN | Input supply | Accepts 1.3–5.5 V; requires ≥4 µF input capacitance; UVLO activates at 1.7 V rising, disables below 1.25 V falling |
Key Features
| Feature | Design Value |
|---|---|
| Seamless 3-mode operation | Automatic, non-toggling transitions between buck, buck-boost (3-cycle), and boost based on VIN/VOUT ratio-minimizes output ripple during input transients |
| Pre-biased output start-up | Starts into existing VOUT voltage without reverse current injection-essential for hot-swap and redundant supply systems |
| True shutdown with load disconnect | Internal switch isolates VOUT from VIN and L1/L2 during EN = LOW-prevents backfeed and enables clean system power-down |
| Reverse current capability | Supports controlled energy transfer from VOUT to VIN (up to –0.9 A avg); enables bidirectional power management in USB PD and battery charging circuits |
| Integrated safety protections | Overvoltage (5.7 V), overtemperature (150 °C), and dual current limits (4 A boost, 3.8 A buck)-eliminates need for external fault-handling circuitry |
Applications
| Portable Point-of-Sale Terminals | IP Network Cameras |
|---|---|
|
Use Scenario: Powering ARM-based SoC, image sensor, Wi-Fi module, and display from single 3.7-V Li-ion cell with varying discharge profile. IC Role / Device Role / Timing Role: Primary system pre-regulator maintaining stable 3.3-V rail across 4.2 V → 2.8 V battery range; handles dynamic load steps up to 1.5 A. Use Value: Eliminates need for separate buck and boost stages; 11-µA IQ extends battery runtime by >30% versus legacy solutions in standby. |
Use Scenario: Supplying 3.3-V digital core and 5-V IR illuminator from 12-V PoE or 3.7-V battery backup. IC Role / Device Role / Timing Role: Dual-rail generator with independent enable control; provides fast transient response (<10 µs) to IR LED turn-on demand spikes. Use Value: Seamless buck-boost mode ensures uninterrupted video streaming during brownout events; PG signal sequences IR driver activation. |
| Smart Electricity Meters | Thermoelectric Cooler (TEC) Drivers |
|
Use Scenario: Maintaining RTC, memory, and communication module during main AC power loss using supercapacitor or coin-cell backup. IC Role / Device Role / Timing Role: Low-IQ battery backup regulator delivering 3.3 V from 1.8–3.6 V storage source; supports cold-temperature operation down to –40 °C. Use Value: 11-µA IQ enables >5-year backup life on 100-mF supercap; true shutdown prevents leakage drain during long-term storage. |
Use Scenario: Driving ±2-A bidirectional current through TEC element for precision temperature stabilization in optical modules. IC Role / Device Role / Timing Role: Reversible buck-boost controller with symmetric forward/reverse current limits; accepts analog setpoint voltage on FB pin. Use Value: Integrated reverse-current capability eliminates external H-bridge; 4-A peak limit supports rapid TEC thermal slew rates without external current sense. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck-boost converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS63805YFFR | Same 11-µA IQ and 4-A peak current, but in 1.2-mm² WCSP package; no exposed thermal pad; lower max output current (1.5 A) | Better suited for ultra-thin wearables where board height < 0.6 mm is mandatory; less suitable for 2-A industrial loads | Select TPS63805YFFR only when footprint and thickness constraints outweigh current capability requirements. |
| TPS63810YFFR | I²C-programmable output (3.3 V/3.45 V fixed or 0.8–5.5 V range); higher 15-µA IQ; 5.2-A peak current; WCSP package | Enables dynamic voltage scaling and firmware-controlled rail tuning-ideal for adaptive SoC power domains-but adds I²C routing complexity | Choose TPS63810YFFR when system-level software control of VOUT is required; otherwise, TPS63802DLAR offers simpler resistor-based setup. |
Compared with TPS63805YFFR and TPS63810YFFR, the TPS63802DLAR provides the optimal balance of 2-A continuous output, 11-µA quiescent current, DFN thermal performance, and analog-only configuration-making it the preferred choice for cost-sensitive, space-constrained industrial and consumer power rails where programmability is unnecessary.
Availability
TPS63802DLAR is available at Aetrix Electronics and suitable for portable POS terminals, IP network cameras, and smart electricity meters requiring stable component supply, long-lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS63802DLAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion and automotive-grade reliability.
The TPS63802DLAR belongs to TI's high-density buck-boost converter family, designed specifically for battery-powered and energy-harvesting applications demanding wide VIN/VOUT flexibility, ultra-low IQ, and robust protection in minimal PCB area.
FAQ
What is the minimum input voltage required for TPS63802DLAR to start up and deliver full 2-A output?
The TPS63802DLAR requires VIN > 1.8 V to initiate start-up, but full 2-A output capability is only guaranteed when VIN ≥ 2.3 V at VOUT = 3.3 V. Below 2.3 V, current capability scales down per the device's current-limit architecture-e.g., at VIN = 2.0 V, maximum output drops to ~1.3 A. This behavior is defined in the Electrical Characteristics table under "Minimum input voltage for full load".
Can TPS63802DLAR start up into a pre-biased output voltage?
Yes, the TPS63802DLAR supports start-up into pre-biased outputs-a critical feature for hot-swap and redundant power systems. During soft-start, it operates in forced PFM mode until the first switching cycle is requested by the feedback loop, preventing reverse current injection. This behavior is confirmed in Section 9.3.5 and Figure 9-4 of the official datasheet SLVSEU9D.
How does the MODE pin affect efficiency and output ripple in TPS63802DLAR?
When MODE = LOW, the TPS63802DLAR enters power-save mode (PFM), varying switching frequency to maintain >90% efficiency at light loads (<100 mA). When MODE = HIGH, it forces fixed-frequency PWM operation-reducing output ripple by >50% at 2-A load but increasing IQ to ~25 µA. The trade-off is explicitly documented in Section 9.3.3 and Figure 8-1.
What is the recommended output capacitor value and type for stable TPS63802DLAR operation at 5.2-V output?
For VOUT > 2.3 V, the TPS63802DLAR requires a minimum 7-µF effective output capacitance; TI recommends two 22-µF X5R/X7R ceramic capacitors (44 µF total) placed close to VOUT and GND pins. At 5.2 V, derating for DC bias is essential-use 10-V-rated or higher capacitors to retain ≥7 µF at bias. This guidance appears in Section 8.3 and Figure 10-2 of SLVSEU9D.
Does TPS63802DLAR provide reverse current protection during shutdown?
Yes, the TPS63802DLAR includes true shutdown with active load disconnect: when EN = LOW, internal switches isolate VOUT from VIN, L1, and L2-blocking reverse current flow and reducing shutdown current to 45–600 nA. This is distinct from high-Z disable and is verified in Section 8.5 (ISD parameter) and Section 9.3.10 of the datasheet.
TPS63802DLAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-PowerVFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck-Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.3V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- 5.2V
- Current - Output:
- 2A
- Frequency - Switching:
- 2.1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON-HR (3x2)
TPS63802DLAR FAQ
1.How can I place an order for TPS63802DLAR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS63802DLAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS63802DLAR reliable?
The price and inventory of TPS63802DLAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS63802DLAR is usually 5 days.
3.What payment methods are accepted for TPS63802DLAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS63802DLAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS63802DLAR?
TPS63802DLAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS63802DLAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS63802DLAR?
For technical support, including TPS63802DLAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS63802DLAR requirements.
6.How does Aetrix verify that TPS63802DLAR is sourced from the original manufacturer or authorized distributors?
All TPS63802DLAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS63802DLAR meets industry standards.
7.What is the process for return or replacement of TPS63802DLAR?
All TPS63802DLAR units undergo pre-shipment inspection (PSI). If there is an issue with TPS63802DLAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS63802DLAR part is unused and in its original packaging.
Return procedure for TPS63802DLAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS63802DLAR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
