My Inquiry
My Account
Texas Instruments TPS63810YFFR
- Part No.:
- TPS63810YFFR
- Manufacturer:
- Texas Instruments
- Package:
- 15-UFBGA, DSBGA
- Datasheet:
-
TPS63810YFFR.pdf
- Description:
- IC REG BUCK BST ADJ 2.5A 15DSBGA
- Quantity:
- Payment:
- Shipping:
Inventory:5,799
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS63810YFFR from Texas Instruments is a 2.5-A I²C-programmable buck-boost DC/DC converter in a 2.3 mm × 1.4 mm DSBGA package, supporting input voltages from 2.2 V to 5.5 V and output voltages of 3.3 V or 3.45 V (selected via VSEL pin), with peak-current-mode control, true load disconnect, and dynamic voltage scaling-used as a system pre-regulator in TWS earphones and medical hearing aids.
For engineers reviewing the TPS63810YFFR datasheet, TPS63810YFFR pinout, TPS63810YFFR application, or TPS63810YFFR equivalent, key selection considerations include its dual-preset I²C-configurable output, 13-µA quiescent current in power-save mode, 2.5-A output capability at VI ≥ 2.5 V / VO = 3.3 V, and seamless buck/buck-boost/boost mode transitions without output ripple toggling.
Technical Context
The TPS63810YFFR implements a peak-current-mode, constant-off-time control architecture with four internal MOSFETs enabling defined-mode transitions between buck (VI > VO), boost (VI < VO), and 4-cycle buck-boost (VI ≈ VO) operation. Its I²C interface provides real-time register access for output voltage, slew rate (±1–10 V/ms), and FPWM/RAMP/ENABLE bits.
It integrates soft-start, overtemperature shutdown (150°C), overvoltage protection (5.7 V reverse threshold), forward/backward current limiting, and true load disconnect during shutdown-enabling safe start-up into pre-biased outputs and bidirectional current handling without external circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.2 V to 5.5 V - supports single-cell Li-ion, Li-polymer, or multi-cell alkaline inputs without external LDO pre-regulation. |
| Output Voltage Options | 3.3 V or 3.45 V - factory-programmed presets selected dynamically by VSEL pin; no I²C programming required for basic use. |
| Max Output Current | 2.5 A at VI ≥ 2.5 V, VO = 3.3 V - enables direct powering of SoCs, PMIC rails, or high-current sensors in compact portable devices. |
| Quiescent Current | 13 µA - enables >10-year battery life in always-on wearable applications when operating in power-save mode. |
| I²C Address | 7-bit slave address 0x75 - allows multi-device bus sharing with standard pull-up resistors on SCL/SDA lines. |
| Switching Frequency | 1.6 MHz (buck-boost), 2.0 MHz (buck), 2.6 MHz (boost) - permits use of sub-600-nH inductors and minimizes solution footprint (<20 mm²). |
| Thermal Resistance | RθJA = 80.5 °C/W - supports 2.5-A continuous operation with minimal PCB copper area in DSBGA YFF package. |
Pinout & Package
TPS63810YFFR uses a 15-ball DSBGA (YFF) package measuring 2.3 mm × 1.4 mm with 0.4-mm pitch. The package features dedicated LX1/LX2 inductor connections, split AGND/GND planes, and I²C-compatible SCL/SDA pins with internal level-shifting support.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN | Enable input | Active-high logic control; device enters shutdown with true load disconnect when pulled low. |
| VIN | Main power input | Supplies power stage; two parallel balls (A2, A3) reduce trace resistance and thermal rise. |
| VSEL | Output voltage select | Logic-level input selecting between factory-programmed 3.3 V (low) or 3.45 V (high) output registers. |
| LX1 / LX2 | Power switch nodes | Four dedicated inductor connection points (B2/B3, D2/D3) enable low-inductance, symmetric layout for high-current paths. |
| AGND / GND | Analog & power ground | Separate AGND (C1) and GND (C2/C3) pins minimize noise coupling into error amplifier and current sense circuits. |
| SCL / SDA | I²C interface | Open-drain, 1.8-V–5.5-V tolerant pins with internal ESD protection; require external pull-ups per I²C bus voltage. |
| VOUT | Regulated output | Dual-ball output (E2/E3) reduces IR drop and improves current sharing for high-output-current stability. |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic voltage scaling (DVS) | Programmable ±1–10 V/ms slew rate via I²C CONTROL register; enables controlled ramping between VOUT1/VOUT2 without overshoot or undershoot. |
| True load disconnect | Internal NMOS disconnect switch opens during shutdown, preventing backfeed from VOUT to VIN - critical for battery-powered systems with shared rails. |
| Forward & reverse current limit | Integrated bidirectional current sensing supports both sourcing (up to 6.5 A peak in boost) and sinking (–1.3 A) - enables active discharge and reverse-power scenarios. |
| Start-up into pre-biased output | Control logic prevents reverse current flow during start-up when VOUT is already biased, avoiding output collapse or latch-up in multi-rail systems. |
| Automatic PSM/PWM mode switching | Hardware-based transition between pulse-frequency modulation (low-IQ) and forced-PWM (low-ripple) based on load current - no firmware intervention needed. |
Applications
| Smartphone System Pre-regulator | TWS Earphone Power Management |
|---|---|
Use Scenario: Supplies core SoC and RF subsystems from a single-cell Li-ion battery across full discharge range (4.2 V → 2.8 V). IC Role / Device Role / Timing Role: Primary buck-boost pre-regulator delivering stable 3.3 V to PMIC input, dynamically switching between buck, buck-boost, and boost modes as battery voltage decays. Use Value: Eliminates need for separate buck + boost converters; maintains >90% efficiency from 2.5 V to 5.5 V input while supporting 2.5-A peak SoC loads. | Use Scenario: Powers Bluetooth audio SoC and MEMS microphones in ultra-compact earbud housing with strict size and thermal constraints. IC Role / Device Role / Timing Role: Compact point-of-load regulator using VSEL to toggle between 3.3 V (active playback) and 3.45 V (ANC processing) on demand. Use Value: Achieves <20 mm² total solution size with only four external components; 13-µA IQ extends battery runtime beyond 8 hours per charge. |
| Hearing Aid Active Bias Supply | Time-of-Flight Camera Sensor Rail |
Use Scenario: Generates precision analog bias for MEMS transducers and low-noise amplifiers in Class-D hearing aids requiring ultra-low noise and zero backfeed. IC Role / Device Role / Timing Role: Low-ripple, low-noise power source with AGND/GND separation and true load disconnect ensuring signal integrity during sleep/wake cycles. Use Value: Delivers 3.3 V at up to 1.2 A with <10 mVpp ripple in forced-PWM mode; shutdown leakage <0.35 µA preserves battery during weeks of standby. | Use Scenario: Supplies high-current, low-noise 3.3 V rail to ToF image sensor and laser driver ICs in smartphone depth-sensing modules. IC Role / Device Role / Timing Role: Fast-transient response buck-boost regulator supporting pulsed 2-A laser bursts while maintaining tight output regulation. Use Value: 2.5-A capability and 1.6-MHz buck-boost switching enable <10-µs transient recovery; integrated soft-start prevents sensor reset during power-on. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck-boost converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS63811YFFR | Same package and pinout; programmable output voltages (not factory-preset); requires I²C initialization before first start-up. | Used where dynamic output voltage tuning across full 1.8–5.2 V range is required, not just dual presets. | Select TPS63811YFFR if application needs field-programmable outputs; TPS63810YFFR is preferred for fixed dual-voltage systems with simpler bring-up. |
| MP28164GQZ-33 | 3.3 V fixed-output buck-boost; no I²C interface; 2.2–5.5 V input; 2.2-A max output; 20-pin QFN package (3 mm × 4 mm). | Targeted at cost-sensitive, non-configurable applications where I²C control and dual-VSEL are unnecessary. | Choose MP28164GQZ-33 for lower BOM count and simplified layout where 2.2-A output and absence of digital control are acceptable. |
Compared with TPS63811YFFR, the TPS63810YFFR eliminates I²C boot configuration overhead and guarantees immediate 3.3 V/3.45 V operation; versus MP28164GQZ-33, it delivers higher current, smaller footprint, and dynamic voltage scaling-but requires VSEL logic routing and I²C pull-ups.
Availability
TPS63810YFFR is available at Aetrix Electronics and suitable for smartphone system pre-regulators, TWS earphone power management, and hearing aid active bias supplies requiring stable component supply, long-term lifecycle assurance, and consistent DSBGA packaging.
Supply support for TPS63810YFFR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-efficiency DC/DC conversion and battery-powered system design.
The TPS63810YFFR belongs to TI's high-density buck-boost converter product line, engineered specifically for space-constrained, battery-operated portable electronics demanding wide-input-range regulation, ultra-low quiescent current, and dynamic voltage control.
FAQ
What output voltages does the TPS63810YFFR support?
The TPS63810YFFR supports two factory-programmed output voltages: 3.3 V when VSEL is low, and 3.45 V when VSEL is high. These values are fixed and cannot be altered via I²C-unlike the TPS63811YFFR, which requires register programming. Both outputs maintain ±1.5% accuracy in PWM mode and operate across the full 2.2–5.5 V input range.
Does the TPS63810YFFR require external I²C pull-up resistors?
Yes, the TPS63810YFFR requires external pull-up resistors on both SCL and SDA pins to the I²C bus voltage (1.8 V to 5.5 V). The device has no internal pull-ups; typical values are 2.2 kΩ for 100-kHz standard mode or 1 kΩ for 400-kHz fast mode. Pull-up placement must follow I²C layout best practices to ensure reliable communication.
Can the TPS63810YFFR start up into a pre-biased output?
Yes, the TPS63810YFFR supports start-up into a pre-biased output. Its control logic actively prevents reverse current flow during initial power-on, avoiding output collapse or damage to downstream circuitry. This feature is hardware-implemented and requires no configuration-it functions automatically whenever VOUT is non-zero at EN assertion.
What is the maximum continuous output current for the TPS63810YFFR?
The TPS63810YFFR delivers up to 2.5 A continuously under specific conditions: VI ≥ 2.5 V and VO = 3.3 V. At VO = 3.5 V, 2.5 A is supported only when VI ≥ 2.8 V. Thermal performance depends on PCB layout; the 80.5 °C/W RθJA rating assumes standard JEDEC 2-layer board conditions.
How does the TPS63810YFFR handle undervoltage lockout (UVLO)?
The TPS63810YFFR incorporates a dedicated UVLO circuit with a 2.1 V turn-on threshold and 200 mV hysteresis. When VIN drops below 1.9 V (2.1 V – 200 mV), the device shuts down; it re-enables only after VIN rises above 2.1 V. This prevents erratic operation during brown-out conditions and ensures clean start-up sequencing in battery-powered systems.
TPS63810YFFR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 15-UFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up, Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck-Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.2V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- 5.2V
- Current - Output:
- 2.5A
- Frequency - Switching:
- 1.6MHz, 2MHz, 2.6MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 15-DSBGA
TPS63810YFFR FAQ
1.How can I place an order for TPS63810YFFR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS63810YFFR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS63810YFFR reliable?
The price and inventory of TPS63810YFFR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS63810YFFR is usually 5 days.
3.What payment methods are accepted for TPS63810YFFR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS63810YFFR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS63810YFFR?
TPS63810YFFR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS63810YFFR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS63810YFFR?
For technical support, including TPS63810YFFR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS63810YFFR requirements.
6.How does Aetrix verify that TPS63810YFFR is sourced from the original manufacturer or authorized distributors?
All TPS63810YFFR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS63810YFFR meets industry standards.
7.What is the process for return or replacement of TPS63810YFFR?
All TPS63810YFFR units undergo pre-shipment inspection (PSI). If there is an issue with TPS63810YFFR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS63810YFFR part is unused and in its original packaging.
Return procedure for TPS63810YFFR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS63810YFFR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
