Texas Instruments TPS65012RGZR
- Part No.:
- TPS65012RGZR
- Manufacturer:
- Texas Instruments
- Category:
- Battery Management
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
TPS65012RGZR.pdf
- Description:
- IC BATT MFUNC LI-ION 1CEL 48VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,429
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65012RGZR from Texas Instruments is a highly integrated Li-ion linear charge controller and multi-rail power management IC for single-cell battery-powered systems. It delivers 1-A VMAIN and 400-mA VCORE step-down conversion, two 200-mA LDOs (VLDO1/VLDO2), I²C interface, thermal shutdown, and USB/AC autonomous input selection - deployed in cellular phones and PDAs requiring compact, low-quiescent-power system power architecture.
For engineers reviewing the TPS65012RGZR datasheet, TPS65012RGZR pinout, TPS65012RGZR application, or TPS65012RGZR equivalent, key selection criteria include its dual-step-down converter efficiency at light load, programmable charge current via ISET resistor, LOW_PWR deep-sleep core voltage scaling, and 70-µA quiescent current in full-power mode - all within a 7.0 mm × 7.0 mm VQFN-48 package with exposed thermal pad.
Technical Context
The TPS65012RGZR integrates autonomous power-source arbitration between AC adapter and USB inputs, with internal FETs, current sensing, and precise voltage regulation for charging. Its dual synchronous step-down converters operate at 1.25 MHz with PFM/PWM transition to maintain high efficiency across 10 µA–1 A loads.
Serial control uses standard I²C (100 kHz / 400 kHz) to configure output voltages, enable LDOs, manage power sequencing (PS_SEQ), and monitor status via INT and PWRFAIL open-drain outputs. Charge termination, precharge, taper, and thermal fault detection are hardware-automated with configurable thresholds via external resistors and registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VMAIN Output | Fixed 2.5 V / 2.75 V / 3.0 V / 3.3 V options; ±3% accuracy over load/temperature ensures stable I/O rail for peripherals. |
| VCORE Output | Programmable 0.85–1.6 V in 100-mV steps; ±3% tolerance supports dynamic voltage scaling for processor cores. |
| Charge Current | 100–1000 mA (AC) or 80–500 mA (USB); set by external ISET resistor (825–8250 Ω) and I²C register CHGCONFIG. |
| Quiescent Current | 70 µA typical in full-power mode; enables >10-day battery standby in always-on portable devices. |
| I²C Interface | 100 kHz / 400 kHz compatible; supports multi-device addressing via IFLSB pin and register-based configuration of all regulators. |
| Thermal Protection | 160°C junction shutdown with 20°C hysteresis; prevents damage during sustained high-load or poor PCB thermal design. |
| UVLO Threshold | 2.5 V nominal (±3%), with 150–200 mV hysteresis; ensures clean power-up/down sequencing without brownout oscillation. |
Pinout & Package
The TPS65012RGZR is housed in a 48-pin VQFN package (7.0 mm × 7.0 mm) with an exposed thermal pad that must be soldered to PCB ground for thermal performance and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT_A / VBAT_B | Battery sense / output | VBAT_A monitors cell voltage; VBAT_B supplies regulated battery path to charger - requires direct connection to Li-ion cell terminals. |
| ISET | Charge current programming | Resistor-connected node setting fast-charge current; 2.50 V at pin = 100% AC current (1 A), scalable down to 32% (320 mA). |
| L1_A / L1_B | VMAIN switch node | High-side and low-side MOSFET connections for 1-A buck converter; requires external 2.2 µH inductor and 22 µF output capacitor. |
| L2 | VCORE switch node | Single-switch node for 400-mA buck converter; supports smaller inductor (1.0 µH) and lower output capacitance than VMAIN. |
| VLDO1 / VLDO2 | LDO outputs | 200-mA low-noise outputs enabled via I²C; VLDO1 adjustable via external feedback divider (VFB_LDO1), VLDO2 fixed 1.8–3.0 V. |
| SCLK / SDAT | I²C interface | Standard bidirectional I²C bus pins; support hot-plug detection and register read/write for real-time power state monitoring. |
| LOW_PWR | Deep-sleep control | Active-high signal forcing VCORE into predefined low-voltage mode (e.g., 1.0 V) or disable - critical for ultra-low-power sleep states. |
| PG | Power good indicator | Open-drain output asserting when valid input (AC/USB) is present and battery voltage exceeds UVLO threshold. |
| INT | Interrupt flag | Open-drain alert for charge termination, fault conditions (thermal/UVLO), or regulator undervoltage - triggers host MCU response. |
| PS_SEQ | Power sequence control | Configures startup/shutdown order of VMAIN → VCORE → LDOs to prevent backfeed and ensure safe SoC initialization. |
Key Features
| Feature | Design Value |
|---|---|
| Dual synchronous buck converters | 1-A VMAIN (95% eff.) and 400-mA VCORE (90% eff.) with 1.25-MHz switching enable compact filter design and low output ripple. |
| Autonomous input selection | Hardware-based priority logic selects AC over USB over battery without firmware intervention - simplifies system-level power management. |
| Programmable LDO enable & voltage | VLDO1 output voltage set via external resistor divider; both LDOs controlled individually via I²C, enabling flexible peripheral rail sequencing. |
| Integrated LED/vibrator drivers | LED2 (blink-programmable) and VIB (100-mA sink) reduce BOM count by eliminating discrete driver ICs for user-interface feedback. |
| Comprehensive fault protection | Includes thermal shutdown, UVLO, overtemperature suspend (145°C), battery cover detection (BATT_COVER), and PWRFAIL assertion on critical faults. |
Applications
| Cellular Smartphones | PDA Systems |
|---|---|
Use Scenario: Compact handheld with ARM-based application processor, multi-band RF, touchscreen, and camera modules. IC Role / Device Role / Timing Role: Central power manager delivering sequenced VMAIN (3.3 V), VCORE (1.2–1.5 V), and dual LDO rails while managing Li-ion charging from USB or wall adapter. Use Value: Eliminates need for 5+ discrete DC-DCs/LDOs; 70-µA quiescent current extends standby time beyond 10 days. |
Use Scenario: Legacy PDA with MIPS CPU, flash memory, LCD, and stylus interface operating from single Li-ion cell. IC Role / Device Role / Timing Role: Provides regulated core (1.5 V), I/O (3.3 V), and analog (2.8 V) rails; coordinates hot-plug USB charging and graceful shutdown on low battery. Use Value: PS_SEQ pin ensures correct power-up order to avoid latch-up; LOW_PWR reduces VCORE to 1.0 V in suspend mode, cutting SoC leakage by >60%. |
| Digital Still Cameras | Internet Audio Players |
Use Scenario: Portable digital camera with CMOS image sensor, SD card interface, and OLED viewfinder. IC Role / Device Role / Timing Role: Supplies noise-sensitive analog sensor bias (via VLDO2), digital I/O (VMAIN), and processor core (VCORE) with independent enable/disable control. Use Value: Low 20-µVRMS LDO output noise preserves image SNR; I²C register access allows runtime adjustment of VCORE during video capture vs still mode. |
Use Scenario: Flash-based MP3/WMA player with stereo DAC, headphone amp, and OLED display. IC Role / Device Role / Timing Role: Generates clean 3.3 V for audio codec, 1.8 V for memory, and 1.2 V for DSP core; manages battery charging and low-battery warning via PWRFAIL. Use Value: Integrated LED2 driver enables battery-status blink patterns; 400-mA VCORE supports burst-mode DSP processing without voltage droop. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail Li-ion power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBR | Higher VMAIN current (1.5 A), adds third buck (1.8 V), but no integrated USB/AC charger; requires external charger IC. | Targeted at higher-performance applications needing >1 A I/O rail and triple-buck topology - not suitable for cost-sensitive single-charger designs. | Select TPS65023RSBR only if VMAIN load exceeds 1 A or third regulated rail is required; TPS65012RGZR remains optimal for integrated charger + dual-buck use cases. |
| BQ24032ARHLR | Dedicated linear charger only (no DC-DCs/LDOs); supports same USB/AC inputs and I²C control, but lacks system power rails. | Used where main SoC has internal DC-DCs and only battery charging functionality is needed - cannot replace full power management function. | Choose BQ24032ARHLR when system already includes discrete buck converters and only charger integration is required; TPS65012RGZR provides complete power solution. |
Compared with TPS65023RSBR and BQ24032ARHLR, the TPS65012RGZR uniquely combines charger, dual buck, dual LDO, and drivers in one die - reducing board area by ~40% versus discrete solutions while maintaining 70-µA quiescent current and hardware-autonomous input selection.
Availability
TPS65012RGZR is available at Aetrix Electronics and suitable for cellular smartphones, PDAs, digital still cameras, and internet audio players requiring stable component supply, long-term lifecycle support, and qualified automotive-grade alternatives.
Supply support for TPS65012RGZR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in battery-powered portable electronics.
The TPS65012RGZR belongs to TI's Power Management IC portfolio designed specifically for single-cell Li-ion systems in space-constrained consumer devices - emphasizing integration, low quiescent current, and autonomous operation without host firmware dependency.
FAQ
What is the maximum supported charge current for TPS65012RGZR using the AC adapter input?
The TPS65012RGZR supports up to 1000 mA (1 A) fast-charge current from the AC adapter input. This is set by the external resistor on the ISET pin and can be scaled to 75%, 50%, or 32% of full scale via I²C register CHGCONFIG<4:3>. The device includes hardware-based current limiting, thermal foldback, and charge termination to ensure safe Li-ion charging per JEITA guidelines.
Does TPS65012RGZR support automatic power-source selection between USB and AC inputs?
Yes, the TPS65012RGZR implements autonomous hardware-based input selection: AC adapter input takes priority over USB, which in turn takes priority over battery. No I²C command or host intervention is required - the internal power-path FETs and comparators handle seamless switchover, including reverse-current blocking and input UVLO detection.
How is VCORE output voltage configured on TPS65012RGZR?
The VCORE output voltage on TPS65012RGZR is configured via the DEFCORE pin (pin 1) and I²C register settings. DEFCORE sets default values (0 = 1.5 V, 1 = 1.6 V), while the I²C interface allows fine-grained selection across 0.85–1.6 V in 100-mV steps. The actual output maintains ±3% accuracy across load and temperature, supporting dynamic voltage scaling for processors.
Can TPS65012RGZR operate without I²C communication enabled?
Yes, the TPS65012RGZR operates fully autonomously without I²C. Default configurations (VMAIN = 3.0 V, VCORE = 1.5 V, LDOs disabled) are active at power-up. I²C is optional for advanced features: LDO enablement, VCORE fine-tuning, charge parameter adjustment, and status register reads - making it suitable for both simple and complex system architectures.
What thermal management provisions does TPS65012RGZR include?
The TPS65012RGZR includes junction thermal shutdown at 160°C (with 20°C hysteresis), overtemperature suspend at 145°C, and a thermally enhanced VQFN-48 package with exposed pad. Its RθJA is 27.0°C/W on JEDEC high-K board; proper PCB copper pour under the thermal pad is essential to maintain <125°C junction temperature under 1-A VMAIN load at 85°C ambient.
TPS65012RGZR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Multi-Function Controller
- Battery Chemistry:
- Lithium Ion/Polymer
- Number of Cells:
- 1
- Fault Protection:
- -
- Interface:
- I2C, USB
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-VQFN (7x7)
TPS65012RGZR FAQ
1.How can I place an order for TPS65012RGZR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65012RGZR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65012RGZR reliable?
The price and inventory of TPS65012RGZR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65012RGZR is usually 5 days.
3.What payment methods are accepted for TPS65012RGZR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65012RGZR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65012RGZR?
TPS65012RGZR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65012RGZR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65012RGZR?
For technical support, including TPS65012RGZR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65012RGZR requirements.
6.How does Aetrix verify that TPS65012RGZR is sourced from the original manufacturer or authorized distributors?
All TPS65012RGZR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65012RGZR meets industry standards.
7.What is the process for return or replacement of TPS65012RGZR?
All TPS65012RGZR units undergo pre-shipment inspection (PSI). If there is an issue with TPS65012RGZR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65012RGZR part is unused and in its original packaging.
Return procedure for TPS65012RGZR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65012RGZR Tags

-
BQ29700DSER
Texas Instruments

-
S-8241ABKMC-GBKT2G
ABLIC Inc.

-
S-8241ABPMC-GBPT2G
ABLIC Inc.

-
BQ27427YZFR
Texas Instruments

-
BQ27426YZFR
Texas Instruments

-
STC3117IJT
STMicroelectronics

-
STC3115IJT
STMicroelectronics

-
BQ76925RGER
Texas Instruments

-
NPM1100-QDAA-R
Nordic Semiconductor ASA

-
BQ27441DRZR-G1A
Texas Instruments

-
STC3115AIQT
STMicroelectronics

-
S-8252AAL-M6T1U
ABLIC Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

