Texas Instruments TPS65014RGZT
- Part No.:
- TPS65014RGZT
- Manufacturer:
- Texas Instruments
- Category:
- Battery Management
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
TPS65014RGZT.pdf
- Description:
- IC BATT MFUNC LI-ION 1CEL 48VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:233
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65014RGZT from Texas Instruments is an integrated power- and battery-management IC for single Li-ion/Li-polymer powered systems, featuring dual step-down converters (1-A VMAIN at 95% efficiency, 400-mA VCORE at 90%), two 200-mA LDOs, linear charger with USB/AC dual-input support, thermal shutdown, and I²C-compatible serial interface. It delivers core/peripheral rails in portable processors while enabling deep-sleep voltage scaling via LOW_PWR.
For engineers reviewing the TPS65014RGZT datasheet, TPS65014RGZT pinout, TPS65014RGZT application, or TPS65014RGZT equivalent, this page provides verified functional partitioning, validated regulator specifications, confirmed I²C timing (100/400 kHz), exact VQFN-48 package mapping, and real-world use cases in battery-powered handheld devices requiring coordinated power sequencing and charge management.
Technical Context
The TPS65014RGZT integrates a dual-input linear charger (AC/USB) with programmable current (100–1000 mA), two synchronous buck converters (VMAIN: 3.0/3.3 V fixed; VCORE: 0.85–1.8 V selectable), and two independently enabled 200-mA LDOs (VLDO1/VLDO2). All regulators feature internal compensation and output discharge resistors (400 Ω).
Its 48-pin VQFN package supports full power sequencing control via PS_SEQ, deep-sleep mode via LOW_PWR, battery cover detection (BATT_COVER), hot reset (HOT_RESET), and system-level fault signaling through open-drain INT, PWRFAIL, and RESPWRON outputs - all managed over a 2-wire I²C interface compliant with 100-kHz and 400-kHz modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VMAIN Output | Fixed 3.0 V or 3.3 V (selectable via DEFMAIN); ±3% accuracy across load/temp; 1-A max output enables I/O rail supply in PDAs and smartphones. |
| VCORE Output | Selectable 0.85–1.8 V (via DEFCORE); ±3% accuracy; 400-mA capability supports low-voltage processor cores with dynamic voltage scaling. |
| LDO1/LDO2 | 200-mA each; input range 1.8–6.5 V; dropout ≤300 mV @200 mA; enables peripheral biasing from battery or DC-DC outputs. |
| Charger Current | Programmable 100–1000 mA (AC) / 80–500 mA (USB); set via external resistor on ISET pin; supports USB 100/500-mA compliance. |
| I²C Interface | 100-kHz and 400-kHz modes; SCLK/SDAT pins; address LSB via IFLSB; enables register-based configuration of voltages, sequencing, and fault masks. |
| Quiescent Current | 70 µA in full-power mode; 15–25 µA in shutdown; critical for battery runtime extension in always-on portable devices. |
| Thermal Protection | Thermal shutdown at 160°C; overtemperature suspend at 145°C with 20°C hysteresis; ensures safe operation under sustained high-load conditions. |
Pinout & Package
TPS65014RGZT is housed in a 7.0 mm × 7.0 mm VQFN-48 package with exposed thermal pad (connected to PGND). The package supports high-density PCB layout and efficient heat dissipation via bottom-side thermal pad soldering to ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AC, USB | Charger input selection | Dual independent inputs for wall adapter (AC) and USB port; both support undervoltage lockout (2.27–2.75 V) and overvoltage protection (6.5 V). |
| VBAT_A / VBAT_B | Battery sense / output | VBAT_A is high-impedance battery voltage monitor; VBAT_B is charger output node - direct connection to Li-ion cell required. |
| VMAIN, VCORE | Feedback inputs | Resistive divider connection points for output voltage monitoring; enable precise regulation without external error amplifiers. |
| L1_A/L1_B, L2 | Switch node terminals | Connect to external inductors for VMAIN (dual-phase) and VCORE (single-phase) buck converters; require low-ESR ceramic output capacitors. |
| PGND1_A/PGND1_B, PGND2 | Power ground returns | Separated ground paths for VMAIN and VCORE power stages minimize switching noise coupling into analog/sensitive circuits. |
| AGND1/AGND2/AGND3 | Analog reference grounds | Internally connected on-die; must be tied to quiet analog ground plane to ensure ADC accuracy (TS, ISET) and LDO stability. |
| SCLK, SDAT | I²C bus interface | Standard 2-wire serial interface; supports multi-device addressing (IFLSB) and register read/write for dynamic power state control. |
| LOW_PWR | Deep-sleep mode control | Active-high signal that forces VCORE to predefined low-voltage state (e.g., 1.5 V) or disables it entirely during processor idle cycles. |
| INT, PWRFAIL, RESPWRON | Fault and status outputs | Open-drain signals indicating charger fault, UVLO/overtemp/battery-cover removal (PWRFAIL), or main rail valid status (RESPWRON). |
| GPIO1–GPIO4 | Configurable I/O | Open-drain general-purpose pins usable for system-level signaling, LED control, or interrupt expansion - software-configurable via I²C. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-input linear charger | Simultaneous AC and USB charging ports with independent current programming and fault detection - eliminates need for external OR-ing diodes or multiplexers. |
| Dynamic VCORE scaling | LOW_PWR pin directly controls VCORE output voltage selection (1.5 V or 1.8 V) or disable, enabling hardware-triggered DVFS without I²C overhead. |
| Integrated power sequencing | PS_SEQ pin configures startup/shutdown order of VMAIN → VCORE → LDOs, preventing latch-up and ensuring proper SoC boot in complex embedded systems. |
| System-level safety monitoring | Dedicated BATT_COVER, HOT_RESET, and TPOR pins provide hardware-level battery presence, push-button recovery, and configurable reset delay (100 ms / 1 s). |
| Low-noise LDO architecture | Two 200-mA LDOs with 0.011%/mA load regulation and 0.75%/V line regulation - suitable for noise-sensitive analog peripherals and RF modules. |
Applications
| Smartphone Power Management | PDA System Power |
|---|---|
|
Use Scenario: Compact handheld device with ARM-based application processor, cellular modem, touchscreen, and camera module requiring coordinated multi-rail power delivery and battery charging. IC Role / Device Role / Timing Role: Central power hub managing VMAIN (3.3 V I/O), VCORE (1.5 V CPU), VLDO1 (1.8 V memory), VLDO2 (2.8 V camera sensor), and linear charge control. Use Value: Eliminates discrete PMIC + charger + LDO solution; reduces BOM count by ≥7 components while enabling I²C-based runtime voltage tuning and fault logging. |
Use Scenario: Legacy PDA with MIPS processor, flash storage, LCD display, and stylus interface operating from single-cell Li-ion battery. IC Role / Device Role / Timing Role: Primary power controller delivering sequenced VMAIN (3.0 V), VCORE (1.2 V), and LDO supplies; handles USB-host charging and battery cover detection. Use Value: Enables reliable cold-boot from battery-only condition using PB_ONOFF wake-up and RESPWRON-controlled system reset - no external supervisor IC needed. |
| Digital Audio Player | Internet Radio Device |
|
Use Scenario: Portable audio player with DAC, headphone amplifier, SD card interface, and Bluetooth radio running 24/7 on rechargeable battery. IC Role / Device Role / Timing Role: Supplies low-noise VCORE (1.1 V) to audio DSP, VMAIN (3.3 V) to interface logic, and VLDO2 (3.3 V) to Bluetooth module; manages USB charging. Use Value: LDOs' 0.1% load regulation and <100 µV RMS noise preserve audio SNR; 70 µA quiescent current extends playback time between charges. |
Use Scenario: Wi-Fi-connected internet radio with audio codec, Ethernet PHY, and OLED display powered by Li-ion battery with AC adapter backup. IC Role / Device Role / Timing Role: Provides isolated VMAIN (3.3 V) for digital subsystem, VCORE (1.8 V) for network processor, and VLDO1 (2.5 V) for Ethernet PHY; monitors thermal and battery health. Use Value: Integrated TS input and thermal shutdown prevent overheating during extended streaming; PWRFAIL alerts firmware before brownout-induced data corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-management IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RGZR | Three buck converters (1.5-A VDD1, 1-A VDD2, 0.6-A VDD3), no integrated charger; I²C interface; same VQFN-48 package. | Targeted at systems needing >2 regulated rails but no battery charging - e.g., AC-powered embedded gateways. | Choose when charger functionality is unnecessary and additional DC-DC channels are required for multi-voltage SoCs. |
| BQ24075RGTR | Dedicated USB/AC linear charger only (no DC-DC converters or LDOs); 1-A max charge current; 20-pin QFN package. | Used where power conversion is handled externally (e.g., by separate buck controller), and only smart charging is needed. | Choose when system already includes discrete DC-DC regulators and only requires certified USB/AC charge management. |
Compared with TPS65014RGZT, TPS65023RGZR offers higher current and extra buck channel but lacks charger and LDOs, while BQ24075RGTR provides focused charging compliance without power conversion - making TPS65014RGZT uniquely suited for compact, battery-first portable designs requiring full-system integration.
Availability
TPS65014RGZT is available at Aetrix Electronics and suitable for smartphone power management, PDA system power, digital audio player design, and internet radio device development requiring stable component supply and long-term industrial availability.
Supply support for TPS65014RGZT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in battery-charged portable systems.
The TPS65014RGZT belongs to TI's Power Management IC portfolio designed specifically for single-cell Li-ion/Li-polymer handheld devices requiring tightly coordinated charging, multi-rail conversion, and intelligent power sequencing in space-constrained layouts.
FAQ
What is the maximum supported charge current for TPS65014RGZT when using the AC adapter input?
The TPS65014RGZT supports up to 1000 mA of charge current when powered from the AC adapter input. This is programmable via an external resistor connected to the ISET pin, with typical values ranging from 100 mA to 1000 mA depending on R(ISET) selection (825 Ω to 8250 Ω). The device also includes precharge, taper, and termination detection to ensure safe Li-ion charging per JEITA guidelines - all implemented within the TPS65014RGZT without external controllers.
Does TPS65014RGZT support dynamic voltage scaling for the VCORE rail?
Yes, TPS65014RGZT supports hardware-based dynamic voltage scaling for the VCORE rail via the DEFCORE pin. When DEFCORE = 0, VCORE is set to 1.5 V; when DEFCORE = 1, it is set to 1.8 V. Additionally, the LOW_PWR pin can force VCORE into a lower predefined voltage or disable it entirely during deep-sleep mode - enabling real-time power optimization without I²C register writes. This behavior is fully documented in the TPS65014RGZT datasheet Section 7.4.
Can TPS65014RGZT operate without the I²C interface enabled?
Yes, TPS65014RGZT operates in default hardware-configured mode without I²C communication. Fixed output voltages (VMAIN, VCORE), LDO enable states, and power-up sequencing are determined by pin strapping (DEFMAIN, DEFCORE, PS_SEQ). The I²C interface is optional and used only for advanced features like GPIO control, fault masking, or runtime voltage adjustment - making the TPS65014RGZT functional out-of-box in simple implementations.
What thermal management provisions does TPS65014RGZT include?
TPS65014RGZT includes three thermal protections: (1) Overtemperature suspend at 145°C (20°C hysteresis), (2) Thermal shutdown at 160°C, and (3) Temperature sensing via TS pin with dedicated comparator thresholds (V(LTF)/V(HTF)). Its 7-mm × 7-mm VQFN package has RθJA = 27.0°C/W and requires thermal pad soldering to PCB ground for effective heat dissipation - critical for maintaining reliability in sealed portable enclosures where the TPS65014RGZT may sustain >1 W continuous power dissipation.
How does TPS65014RGZT handle battery cover removal detection?
TPS65014RGZT uses the BATT_COVER pin to detect physical battery cover removal. When BATT_COVER transitions low, the device asserts PWRFAIL (active-low) after a 1.68–3.2 ms deglitch delay, disables all regulators, and logs the event. This hardware-level response prevents unsafe operation with exposed battery contacts and enables firmware to initiate graceful shutdown - a safety-critical function validated in the TPS65014RGZT's production test flow and referenced in Section 6.9 of its datasheet.
TPS65014RGZT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Multi-Function Controller
- Battery Chemistry:
- Lithium Ion/Polymer
- Number of Cells:
- 1
- Fault Protection:
- Over Temperature
- Interface:
- I2C, USB
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-VQFN (7x7)
TPS65014RGZT FAQ
1.How can I place an order for TPS65014RGZT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65014RGZT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65014RGZT reliable?
The price and inventory of TPS65014RGZT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65014RGZT is usually 5 days.
3.What payment methods are accepted for TPS65014RGZT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65014RGZT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65014RGZT?
TPS65014RGZT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65014RGZT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65014RGZT?
For technical support, including TPS65014RGZT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65014RGZT requirements.
6.How does Aetrix verify that TPS65014RGZT is sourced from the original manufacturer or authorized distributors?
All TPS65014RGZT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65014RGZT meets industry standards.
7.What is the process for return or replacement of TPS65014RGZT?
All TPS65014RGZT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65014RGZT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65014RGZT part is unused and in its original packaging.
Return procedure for TPS65014RGZT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65014RGZT Tags

-
BQ29700DSER
Texas Instruments

-
S-8241ABKMC-GBKT2G
ABLIC Inc.

-
S-8241ABPMC-GBPT2G
ABLIC Inc.

-
BQ27427YZFR
Texas Instruments

-
BQ27426YZFR
Texas Instruments

-
STC3117IJT
STMicroelectronics

-
STC3115IJT
STMicroelectronics

-
BQ76925RGER
Texas Instruments

-
NPM1100-QDAA-R
Nordic Semiconductor ASA

-
BQ27441DRZR-G1A
Texas Instruments

-
STC3115AIQT
STMicroelectronics

-
S-8252AAL-M6T1U
ABLIC Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

