Texas Instruments TPS65021RHAR
- Part No.:
- TPS65021RHAR
- Manufacturer:
- Texas Instruments
- Category:
- Battery Management
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
TPS65021RHAR.pdf
- Description:
- IC BAT PWR MGMT LI-ION 1C 40VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:219
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65021RHAR from Texas Instruments is a highly integrated power management IC (PMIC) for single-cell Li-Ion/Li-Polymer systems, delivering three synchronous step-down converters (1.2-A, 1-A, 900-mA), two 200-mA LDOs, and a 30-mA RTC LDO with backup switching. It supports dynamic voltage scaling for processor cores and provides I²C interface, battery backup, and system reset control in a 40-pin VQFN package.
For engineers reviewing the TPS65021RHAR datasheet, TPS65021RHAR pinout, TPS65021RHAR application, or TPS65021RHAR equivalent, this device serves as a complete power solution for handheld processors including OMAP™, XScale®, and Intel® PXA270 - requiring precise rail sequencing, low-quiescent-current operation, and programmable voltage selection via DEF pins or I²C.
Technical Context
The TPS65021RHAR integrates three independent buck converters with internal P/N-channel MOSFETs, fixed/adjustable output voltages set by digital DEF pins or I²C register writes, and automatic PFM/PWM mode transition for efficiency across load ranges. Each converter features soft-start, discharge circuitry, and dedicated enable/control logic.
Its dual 200-mA LDOs support input range 1.5–6.5 V and digitally selectable default outputs; the 30-mA VRTC LDO includes automatic switchover between VSYSIN and VBACKUP with undervoltage detection. System-level functions include HOT_RESET debouncing, RESPWRON delay timing via external capacitor, and open-drain status outputs (INT, PWRFAIL, LOWBAT).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DCDC1 Output Current | 1.2 A max - powers system voltage rail (e.g., 3.3 V IO domain) with 97% peak efficiency |
| DCDC2 Output Current | 1 A max - supplies memory voltage (e.g., 1.8 V or 2.5 V) with up to 95% efficiency |
| DCDC3 Output Current | 900 mA max - delivers processor core voltage (e.g., 1.3 V or 1.55 V) with 90% efficiency |
| LDO1/LDO2 Output | 200 mA each, 1–3.3 V adjustable - general-purpose rails for peripherals with ±2% accuracy |
| Quiescent Current | 85 µA typical in PFM mode - enables ultra-low-power standby in battery-operated devices |
| I²C Interface Speed | Up to 400 kHz - supports fast configuration and dynamic voltage scaling during runtime |
| Operating Temperature | –40°C to +85°C - qualified for industrial and portable consumer applications |
| Package | 40-pin VQFN (6 mm × 6 mm) - thermally enhanced layout with exposed PowerPAD™ |
Pinout & Package
The TPS65021RHAR is housed in a 40-pin VQFN (RHA) package with 0.5-mm pitch and thermally enhanced PowerPAD™ bottom pad connected internally to AGND. The package measures 6.00 mm × 6.00 mm and supports high-density PCB layouts with optimized thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DCDC1_EN (25) | Enable control input | Logic-high activates VDCDC1 converter; independent of other regulators for flexible power sequencing |
| VDCDC1 (9) | Feedback sense input | Direct connection to DCDC1 output for precision regulation; supports resistor-divider-based voltage setting |
| L1 (7) | Switch node | Connects to external 2.2 µH inductor; carries high-frequency switching current for DCDC1 |
| PGND1 (8) | Power ground return | Dedicated low-impedance path for DCDC1 switch current; isolated from analog ground to reduce noise coupling |
| DEFDCDC1 (10) | Default voltage select | Digital input sets fixed VDCDC1 output to 3.0 V (logic low) or 3.3 V (logic high); also accepts resistor divider for adjustable mode |
| SDAT (29) | I²C bidirectional data | Open-drain interface compatible with standard/fast-mode I²C; used for register access and dynamic voltage control |
| TRESPWRON (26) | Reset delay timing | Connects external capacitor (e.g., 1 nF → 100 ms delay) to program RESPWRON pulse width |
| VRTC (16) | RTC LDO output | 3-V regulated output with automatic switchover between VSYSIN and VBACKUP; supplies real-time clock during main power loss |
Key Features
| Feature | Design Value |
|---|---|
| Triple synchronous buck converters | Integrated P/N-MOSFETs with 1.3–1.7 MHz switching frequency; eliminates need for external drivers or discrete FETs |
| Dual 200-mA LDOs with digital voltage select | DEFLDO1/DEFLDO2 pins configure four default output combinations (e.g., 1.8 V/2.5 V, 2.5 V/3.3 V) without I²C overhead |
| Battery backup and RTC supply | Automatic VSYSIN/VBACKUP switchover with 2.55 V thresholds; ensures continuous RTC operation during main power failure |
| Programmable system reset timing | TRESPWRON pin accepts external capacitor to set RESPWRON delay from ~10 ms to >1 s - replaces discrete RC networks |
| Low-noise PFM mode at light load | 85 µA quiescent current with low-ripple operation - extends battery life in sleep/idle states without compromising EMI |
| Comprehensive protection suite | Thermal shutdown (160°C), UVLO (2.35 V on VCC), overcurrent limiting, and short-circuit protection on all regulators |
Applications
| Smartphone Baseband Power | OMAP™ Processor Platform |
|---|---|
|
Use Scenario: Powers baseband SoC in cellular handsets with dynamic core voltage scaling and memory rail sequencing. IC Role / Device Role / Timing Role: PMIC provides three independent DC-DC rails (core, memory, IO), dual LDOs for peripherals, and RTC backup during battery swap. Use Value: Enables seamless hot-swap of Li-ion battery while maintaining RTC time and preserving boot state via controlled power sequencing. |
Use Scenario: Supplies OMAP1610/1710/330 processors with precise voltage domains and I²C-configurable rail settings. IC Role / Device Role / Timing Role: Delivers 1.3 V core, 1.8 V memory, and 3.3 V IO rails with synchronized enable timing and soft-start ramp control. Use Value: Reduces BOM count by integrating all power functions into one 6×6 mm package - critical for compact handheld form factors. |
| Intel® PXA270 System | Digital Still Camera Core Supply |
|
Use Scenario: Powers Intel PXA270 application processor in PDAs and mobile internet devices with split-supply requirements. IC Role / Device Role / Timing Role: Generates 1.3 V core (DCDC3), 1.8 V memory (DCDC2), and 3.3 V IO (DCDC1) with independent enable pins for staggered startup. Use Value: Meets PXA270's strict voltage accuracy (±2%) and sequencing requirements using factory-default DEF pin settings - no firmware initialization needed. |
Use Scenario: Supplies image sensor, ISP, and LCD controller in digital cameras with low-noise, fast-transient response. IC Role / Device Role / Timing Role: Provides clean 1.8 V and 2.5 V LDO outputs for analog sensor blocks and 3.3 V for digital interfaces with PFM-mode ripple suppression. Use Value: Achieves <10 µs load transient response on LDOs and <750 µs soft-start on DC-DCs - prevents image corruption during power-up. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power management IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RHAR | Same pinout and feature set but adds fourth 1-A DC-DC converter and removes VRTC LDO; higher total current capability | Suitable for systems needing extra rail (e.g., USB PHY or display bias) but lacking RTC backup requirement | Select when additional conversion channel is required and battery-backed RTC is handled externally |
| TPS65020RHAR | Omits DCDC3 (core converter); retains DCDC1/DCDC2 and both LDOs; no dynamic voltage scaling for processor core | Targeted at simpler applications without variable-core-voltage processors (e.g., basic MP3 players or audio codecs) | Choose for cost-sensitive designs where fixed-core-voltage operation suffices and core rail flexibility is unnecessary |
Compared with TPS65023RHAR and TPS65020RHAR, the TPS65021RHAR uniquely balances triple-buck capability, RTC backup, and I²C configurability - making it optimal for full-featured handheld processors requiring core voltage scaling and fail-safe timekeeping.
Availability
TPS65021RHAR is available at Aetrix Electronics and suitable for smartphone baseband power, OMAP™ processor platforms, Intel® PXA270 systems, and digital still camera core supply requiring stable component supply and long-term lifecycle support.
Supply support for TPS65021RHAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with decades of expertise in battery-powered system solutions.
The TPS6502x product line was designed specifically for Li-ion/Li-polymer powered portable electronics - integrating multiple DC-DC converters, LDOs, and system supervision functions into compact, thermally efficient packages for handheld processors.
FAQ
What is the maximum output current supported by each DC-DC converter in the TPS65021RHAR?
The TPS65021RHAR supports 1.2 A on DCDC1 (system voltage), 1 A on DCDC2 (memory voltage), and 900 mA on DCDC3 (processor core). These ratings are validated across –40°C to +85°C with appropriate external components (2.2 µH inductors, 10–22 µF output capacitors) and proper PCB thermal design per the datasheet layout guidelines. The TPS65021RHAR maintains these currents under worst-case input voltage (2.5 V) and ambient temperature conditions.
How does the TPS65021RHAR handle battery backup for real-time clock functionality?
The TPS65021RHAR provides automatic switchover between VSYSIN and VBACKUP inputs to supply the 3-V VRTC output. When VSYSIN falls below 2.55 V (with 100 mV hysteresis), the internal switch connects VBACKUP to maintain RTC operation. The TPS65021RHAR monitors both inputs with dedicated comparators and supports backup battery voltages from 2.73 V to 3.75 V - ensuring uninterrupted timekeeping during main power loss or battery replacement.
Can the output voltages of the TPS65021RHAR's LDOs be adjusted dynamically during operation?
Yes - the TPS65021RHAR supports dynamic LDO voltage adjustment via its I²C interface. While DEFLDO1/DEFLDO2 pins set factory defaults (four combinations), the I²C registers allow real-time reconfiguration of VLDO1 and VLDO2 outputs across their 1–3.3 V range. This capability enables adaptive power management in the TPS65021RHAR, such as lowering LDO voltage during low-power modes to reduce system leakage without hardware changes.
What is the purpose of the TRESPWRON pin on the TPS65021RHAR, and how is it configured?
The TRESPWRON pin on the TPS65021RHAR sets the duration of the active-low RESPWRON reset pulse using an external timing capacitor. A 1-nF capacitor yields a nominal 100-ms delay; values from 100 pF to 10 nF scale the delay linearly. This eliminates discrete RC networks and allows precise, board-level tuning of system reset timing - critical for synchronizing processor boot sequences in the TPS65021RHAR-based designs.
Does the TPS65021RHAR support I²C communication at standard and fast modes?
Yes - the TPS65021RHAR's SDAT and SCLK pins are fully compatible with both standard-mode (100 kHz) and fast-mode (400 kHz) I²C specifications. It operates with 4.7-kΩ pull-ups to VRTC and tolerates VIH ≥ 1.3 V and VIL ≤ 0.4 V across the full temperature range. This dual-mode support enables reliable register access and dynamic voltage scaling in the TPS65021RHAR, even in electrically noisy portable environments.
TPS65021RHAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Power Management
- Battery Chemistry:
- Lithium Ion/Polymer
- Number of Cells:
- 1
- Fault Protection:
- Over Temperature, Under Voltage
- Interface:
- I2C
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-VQFN (6x6)
TPS65021RHAR FAQ
1.How can I place an order for TPS65021RHAR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65021RHAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65021RHAR reliable?
The price and inventory of TPS65021RHAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65021RHAR is usually 5 days.
3.What payment methods are accepted for TPS65021RHAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65021RHAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65021RHAR?
TPS65021RHAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65021RHAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65021RHAR?
For technical support, including TPS65021RHAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65021RHAR requirements.
6.How does Aetrix verify that TPS65021RHAR is sourced from the original manufacturer or authorized distributors?
All TPS65021RHAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65021RHAR meets industry standards.
7.What is the process for return or replacement of TPS65021RHAR?
All TPS65021RHAR units undergo pre-shipment inspection (PSI). If there is an issue with TPS65021RHAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65021RHAR part is unused and in its original packaging.
Return procedure for TPS65021RHAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65021RHAR Tags

-
BQ29700DSER
Texas Instruments

-
S-8241ABKMC-GBKT2G
ABLIC Inc.

-
S-8241ABPMC-GBPT2G
ABLIC Inc.

-
BQ27427YZFR
Texas Instruments

-
BQ27426YZFR
Texas Instruments

-
STC3117IJT
STMicroelectronics

-
STC3115IJT
STMicroelectronics

-
BQ76925RGER
Texas Instruments

-
NPM1100-QDAA-R
Nordic Semiconductor ASA

-
BQ27441DRZR-G1A
Texas Instruments

-
STC3115AIQT
STMicroelectronics

-
S-8252AAL-M6T1U
ABLIC Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

