My Inquiry
My Account
Texas Instruments TPS65022RHAT
- Part No.:
- TPS65022RHAT
- Manufacturer:
- Texas Instruments
- Category:
- Battery Management
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
TPS65022RHAT.pdf
- Description:
- IC BAT PWR MGMT LI-ION 1C 40VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:192
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65022RHAT from Texas Instruments is a highly integrated power management IC (PMIC) for single-cell Li-Ion/Li-Polymer systems, delivering three synchronous step-down converters (1.2-A, 1-A, 900-mA), two 200-mA LDOs, and a 30-mA RTC LDO/switch. It supports dynamic voltage scaling for processor cores and provides battery backup, reset control, and I²C programmability. Used in OMAP, XScale, and Intel PXA270-based portable devices.
For engineers reviewing the TPS65022RHAT datasheet, TPS65022RHAT pinout, TPS65022RHAT application, or TPS65022RHAT equivalent, key selection criteria include its triple-buck architecture with independent enable/control, I²C interface up to 400 kHz, 85-μA quiescent current in PFM mode, thermal shutdown at 160°C, and VQFN-40 (6×6 mm) package compatibility with space-constrained handheld designs.
Technical Context
The TPS65022RHAT integrates three independent buck converters with fixed or resistor-programmable outputs: VDCDC1 (3.0/3.3 V, 1.2-A), VDCDC2 (1.8/2.5 V, 1-A), and VDCDC3 (1.3/1.55 V, 900-mA), each featuring soft-start, discharge resistance, and PFM/PWM mode switching for efficiency across load ranges. All converters share a common 1.3–1.7 MHz oscillator and support external inductor selection (2.2–3.3 µH).
Its dual 200-mA LDOs (VLDO1/VLDO2) accept 1.5–6.5 V input and offer digitally selectable default outputs via DEFLDO1/DEFLDO2 pins; the dedicated VRTC rail provides 3-V output with battery/switchover functionality. System-level features include open-drain interrupt (INT), low-battery (LOWBAT), power-fail (PWRFAIL), and programmable reset delay (TRESPWRON) with 100-ms timing using a 1-nF capacitor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5 V to 6 V for all DC-DC inputs (VINDCDC1/2/3), enabling direct connection to Li-ion battery or system rail. |
| DC-DC1 Output Current | 1.2 A maximum - sufficient for system voltage (e.g., 3.3-V I/O domain) with minimal external components. |
| DC-DC3 Output Accuracy | ±1% at 1.55 V (FPWM=1) - meets tight core voltage tolerance requirements of ARM/XScale processors. |
| I²C Interface Speed | Up to 400 kHz Fast Mode - allows real-time dynamic voltage scaling and register configuration without CPU overhead. |
| Quiescent Current | 85 µA in PFM mode (all converters enabled, zero load) - extends battery life in standby/sleep states. |
| Thermal Shutdown Threshold | 160°C with 20°C hysteresis - protects against sustained overload or poor PCB thermal design. |
| Package | VQFN-40 (6.0 × 6.0 mm, 0.5-mm pitch) with exposed PowerPAD™ - enables high-power density and efficient heat dissipation. |
Pinout & Package
VQFN-40 (RHA) package with 6.0 mm × 6.0 mm body size and thermally enhanced PowerPAD™ connected to AGND. Pin 1 marked by dot; top-side marking includes TI logo and date code.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DCDC1_EN (25) | Digital enable input | Active-high control for VDCDC1 converter - allows independent sequencing and power gating. |
| L1 (7) | Switch node | Connects to inductor for VDCDC1 - requires low-inductance layout to minimize EMI and switching losses. |
| VDCDC1 (9) | Feedback sense input | Direct connection to output capacitor - critical for regulation accuracy and stability with external resistor divider. |
| DEFDCDC3 (1) | Digital voltage select | Sets VDCDC3 default to 1.3 V (logic 0) or 1.55 V (logic 1) - matches core voltage requirements of OMAP/PXA processors. |
| SDAT (29) | I²C bidirectional data | Open-drain interface pin - requires external pull-up to VRTC (1.8–3.3 V) for proper I²C signaling. |
| RESPWRON (27) | System reset output | Open-drain active-low reset signal - driven low for 100 ms after power-on or HOT_RESET assertion. |
Key Features
| Feature | Design Value |
|---|---|
| Triple synchronous buck architecture | Enables independent, sequenced power rails for core (VDCDC3), memory/I/O (VDCDC2), and system (VDCDC1) domains - eliminates need for discrete regulators. |
| Dynamic voltage scaling (DVS) | Real-time I²C-controlled adjustment of VDCDC3 output - reduces processor core power during low-load operation per DVFS policies. |
| Battery backup switchover | Automatic seamless transition between VSYSIN and VBACKUP for VRTC - maintains RTC timekeeping during main power loss. |
| Programmable reset delay | TRESPWRON pin accepts 1-nF capacitor to set 100-ms reset pulse width - ensures reliable SoC initialization timing without external RC network. |
| Low-noise PFM/PWM mode | Auto-switching between pulse-frequency modulation (light load) and pulse-width modulation (heavy load) - maintains >90% efficiency from 10 µA to full rated current. |
Applications
| Smartphone Baseband Power | PDA System Management |
|---|---|
|
Use Scenario: Powering OMAP1710/330 or Samsung ARM SoCs in cellular handsets with dynamic core voltage scaling and battery-backed RTC. IC Role / Device Role / Timing Role: Central PMIC providing sequenced VDCDC3 (core), VDCDC2 (memory), VDCDC1 (I/O), VLDO1/2 (peripherals), and VRTC (backup clock source). Use Value: Reduces BOM count by integrating 3 buck + 2 LDO + RTC switch + monitoring comparators - simplifies layout and improves reliability over discrete solutions. |
Use Scenario: Managing power for Intel PXA270-based PDAs requiring multiple regulated rails, reset supervision, and low-power sleep modes. IC Role / Device Role / Timing Role: Primary power controller with I²C-configurable outputs, programmable reset delay (TRESPWRON), and LOWBAT/PWRFAIL alerts for system health monitoring. Use Value: Enables precise 1.3/1.55-V core voltage selection via DEFDCDC3 and 1.8/2.5-V memory rail via DEFDCDC2 - matches PXA270 voltage tables without external DACs. |
| Digital Still Camera | Internet Audio Player |
|
Use Scenario: Supplying image sensor, DSP, and LCD interface in compact digital cameras with rapid wake-up and battery runtime optimization. IC Role / Device Role / Timing Role: Delivers fast transient response on VDCDC1/VDCDC2 rails and low-quiescent-current PFM mode during idle periods. Use Value: 750-µs soft-start ramp prevents inrush current during camera power-up; 85-µA quiescent current extends standby time between shots. |
Use Scenario: Powering audio CODEC, flash memory, and display in portable music players with Li-ion battery input and USB charging path. IC Role / Device Role / Timing Role: Provides stable 3.3-V system rail (VDCDC1), 1.8-V memory rail (VDCDC2), and 1.55-V DSP core rail (VDCDC3) with independent enable control. Use Value: Independent DCDCx_EN pins allow selective rail shutdown during playback pause - cuts system leakage by disabling unused domains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power management IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RHAT | Includes additional 200-mA LDO (LDO3) and higher VDCDC1 current (1.5 A); same pinout and I²C register map. | Supports more complex SoCs requiring extra LDO rail (e.g., RF bias or analog sensor supply). | Select when needing fourth regulated output without redesign - drop-in compatible with identical footprint and control logic. |
| TPS65021RHAT | Omits VRTC LDO/switch and battery backup circuitry; retains same triple-buck + dual-LDO architecture. | Targeted at non-RTC applications like basic media players where backup power is unnecessary. | Choose for cost-sensitive designs omitting RTC - same sequencing, DVS, and I²C interface but lower BOM cost and reduced feature set. |
Compared with TPS65022RHAT, TPS65023RHAT adds an LDO for expanded peripheral support while maintaining pin and firmware compatibility, whereas TPS65021RHAT removes RTC functionality to reduce complexity and cost - both serve distinct segments within the TPS6502x family roadmap.
Availability
TPS65022RHAT is available at Aetrix Electronics and suitable for smartphone baseband power, PDA system management, digital still camera, and internet audio player applications requiring stable component supply, long-term lifecycle support, and automotive-grade reliability screening.
Supply support for TPS65022RHAT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in battery-powered portable systems.
The TPS6502x product line was designed specifically for Li-ion powered handheld devices - integrating multiple DC-DC converters, LDOs, and system supervision functions into a single compact package to replace discrete power solutions in space-constrained applications.
FAQ
What is the maximum output current supported by each DC-DC converter in the TPS65022RHAT?
The TPS65022RHAT supports 1.2 A on VDCDC1 (system rail), 1 A on VDCDC2 (memory rail), and 900 mA on VDCDC3 (processor core rail). These ratings are validated across –40°C to 85°C ambient temperature with appropriate external components (2.2–3.3 µH inductors, 10–22 µF output capacitors) and proper PCB thermal design per the datasheet layout guidelines.
How does the TPS65022RHAT implement dynamic voltage scaling for processor cores?
The TPS65022RHAT implements dynamic voltage scaling via its I²C interface, allowing real-time read/write access to the VDCDC3 output voltage register. When paired with a compatible SoC (e.g., OMAP or PXA270), the host processor can adjust VDCDC3 between 1.3 V and 1.55 V during operation to match workload demands - reducing dynamic power consumption without requiring hardware changes.
Can the TPS65022RHAT operate without an I²C host controller?
Yes, the TPS65022RHAT operates autonomously using its default configuration: VDCDC1 = 3.3 V, VDCDC2 = 1.8 V, VDCDC3 = 1.3 V, and LDO outputs set by DEFLDO1/DEFLDO2 pins. I²C is optional for advanced features like DVS, interrupt masking, or runtime LDO voltage reconfiguration - basic power delivery functions remain fully functional without it.
What is the purpose of the TRESPWRON pin on the TPS65022RHAT?
The TRESPWRON pin on the TPS65022RHAT sets the duration of the active-low RESPWRON reset pulse using an external timing capacitor. With a 1-nF capacitor, it generates a precise 100-ms reset signal - ensuring sufficient hold time for SoC initialization. This eliminates the need for external RC networks or discrete timers in the reset circuit.
Does the TPS65022RHAT support battery backup for real-time clock functionality?
Yes, the TPS65022RHAT includes dedicated VBACKUP and VSYSIN inputs with internal switchover logic to supply VRTC (3 V output) from either the main system rail or a backup coin cell. The VRTC LDO delivers up to 30 mA and maintains timekeeping during main power loss - confirmed by VBACKUP threshold (2.55–2.65 V) and switchover hysteresis specifications.
TPS65022RHAT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Power Management
- Battery Chemistry:
- Lithium Ion/Polymer
- Number of Cells:
- 1
- Fault Protection:
- Over Temperature, Under Voltage
- Interface:
- I2C
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-VQFN (6x6)
TPS65022RHAT FAQ
1.How can I place an order for TPS65022RHAT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65022RHAT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65022RHAT reliable?
The price and inventory of TPS65022RHAT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65022RHAT is usually 5 days.
3.What payment methods are accepted for TPS65022RHAT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65022RHAT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65022RHAT?
TPS65022RHAT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65022RHAT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65022RHAT?
For technical support, including TPS65022RHAT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65022RHAT requirements.
6.How does Aetrix verify that TPS65022RHAT is sourced from the original manufacturer or authorized distributors?
All TPS65022RHAT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65022RHAT meets industry standards.
7.What is the process for return or replacement of TPS65022RHAT?
All TPS65022RHAT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65022RHAT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65022RHAT part is unused and in its original packaging.
Return procedure for TPS65022RHAT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65022RHAT Tags
-
BQ29700DSER
Texas Instruments
-
S-8241ABKMC-GBKT2G
ABLIC Inc.
-
S-8241ABPMC-GBPT2G
ABLIC Inc.
-
BQ27427YZFR
Texas Instruments
-
BQ27426YZFR
Texas Instruments
-
STC3117IJT
STMicroelectronics
-
STC3115IJT
STMicroelectronics
-
BQ76925RGER
Texas Instruments
-
NPM1100-QDAA-R
Nordic Semiconductor ASA
-
BQ27441DRZR-G1A
Texas Instruments
-
STC3115AIQT
STMicroelectronics
-
S-8252AAL-M6T1U
ABLIC Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
