Texas Instruments TPS65030YZKT
- Part No.:
- TPS65030YZKT
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 25-UFBGA, DSBGA
- Datasheet:
-
TPS65030YZKT.pdf
- Description:
- IC REG QUAD CHRPMP/LNR 25DSBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,393
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65030YZKT from Texas Instruments is a highly integrated power-management IC designed specifically for USB On-The-Go (OTG) systems, delivering four regulated outputs-5 V/100 mA (Vbus), 3.3 V/22 mA (Vout2), 1.5 V/200 mA (Vout3), and 1.8 V/60 mA (Vout4)-using fractional charge pumps and one LDO. It operates from a 3 V–5 V input (single Li-ion or USB bus), supports dynamic power-source switchover between battery and Vbus, and integrates sleep mode reducing quiescent current to 8 µA per enabled rail.
For engineers reviewing the TPS65030YZKT datasheet, TPS65030YZKT pinout, TPS65030YZKT application, or TPS65030YZKT equivalent, this device is selected for compact, low-EMI USB OTG power solutions requiring simultaneous multi-rail generation with minimal external components-including only ceramic capacitors-and precise sequencing control via EN1/EN2/EN3 and SLEEP inputs.
Technical Context
The TPS65030YZKT implements three independent charge-pump regulators (Vbus: fractional x1, Vout2/Vout3: fractional x1/2 + LDO fallback, Vout3 also supports step-down x1/2 mode above 3.5 V input) plus one dedicated 1.8 V LDO (Vout4). Each output features internal soft-start, overcurrent protection, and programmable enable/sleep control.
Its functional architecture includes an internal Vbus comparator enabling automatic switchover between battery (VIN) and USB bus (Vbus) for Vout2 and Vout3, dual SW_ENx pins for source selection, open-drain PGood monitoring across Vout2–Vout4, and TEST/SRP pin supporting both SRP protocol compliance and interconnect test mode with TUSB6010.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input voltage range | 3 V to 5 V - supports single-cell Li-ion (3 V–4.2 V) and direct USB 5 V bus input |
| Vbus output | 5 V ±3%, 100 mA - fractional charge pump optimized for USB OTG Vbus supply with SRP support |
| Vout2 output | 3.3 V ±3%, 22 mA - charge pump + LDO mode; drops to battery voltage in sleep mode |
| Vout3 output | 1.5 V ±3%, 200 mA - step-down charge pump (x1/2) above 3.5 V input; LDO mode below |
| Vout4 output | 1.8 V ±3%, 60 mA - dedicated LDO with independent enable (EN3) and internal pulldown |
| Switching frequency | 0.83–1.17 MHz - enables use of small ceramic flying/output capacitors and minimizes board area |
| Sleep mode quiescent current | 8 µA per enabled rail (Vout2/Vout3/Vout4) - reduces system standby power in portable OTG devices |
Pinout & Package
TPS65030YZKT is housed in a 25-ball DSBGA (YZK) package measuring 2.51 mm × 2.70 mm, optimized for ultra-compact USB OTG implementations in handheld devices.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN1 (B3) | Enable for 5-V charge pump | Logic high activates Vbus converter; logic low forces shutdown <1 µA supply current |
| EN2 (B4) | Enable for 3.3-V and 1.5-V charge pumps | Simultaneously controls Vout2 and Vout3; ramp-up sequencing built-in (Vout2 first) |
| EN3 (C4) | Enable for 1.8-V LDO | Internal pulldown ensures safe disable if left floating; critical for controlled Vout4 startup |
| SLEEP (B2) | Global sleep mode control | High = enters sleep mode: all enabled converters switch to LDO operation, 8-µA quiescent per rail |
| PGood (D3) | Open-drain power-good monitor | Asserts high only when *all enabled* outputs (Vout2/Vout3/Vout4) are within tolerance; requires external pullup |
| SW_EN1 (C3) | Vout3 (1.5 V) source select | High enables internal switch to route Vbus (not VIN) to Vout3 input - used during USB host mode |
| SW_EN2 (C2) | Vout2 (3.3 V) source select | High enables internal switch to route Vbus to Vout2 input - pairs with SW_EN1 for coordinated OTG sourcing |
| Test SRP (D2) | SRP enable / interconnect test I/O | In normal mode: input controlling Vbus startup current limit (1 mA → 100 mA); in test mode: output to TUSB6010 |
| VIN (A1, A2) | Main supply input | Accepts 3–5 V from battery or auxiliary source; powers all rails unless overridden by SW_ENx/Vbus |
| Vbus (E3) | 5-V bidirectional node | Output of 5-V charge pump *and* input from USB port - enables seamless Vbus sourcing/sinking in OTG |
| Vout2 (C5) | 3.3-V regulated output | Delivers 22 mA; switches to LDO mode in sleep; supports battery/Vbus sourcing via SW_EN2 |
| Vout3 (A4) | 1.5-V regulated output | Delivers 200 mA; uses x1/2 charge pump above 3.5 V input; supports battery/Vbus sourcing via SW_EN1 |
| Vout4 (E4) | 1.8-V LDO output | Delivers 60 mA; always battery-powered; no switchover or sleep-mode conversion - fixed LDO only |
| CF1A+/CF1A− (C1/E1), CF1B+/CF1B− (B1/D1) | Flying capacitor connections (Vbus) | Two 1-µF ceramic caps required for stable 5-V fractional charge pump operation |
| CF2+/CF2− (D5/E5) | Flying capacitor connections (Vout2) | 0.1-µF ceramic cap required for 3.3-V charge pump; smaller than typical due to high-frequency operation |
| CF3+/CF3− (A3/A5) | Flying capacitor connections (Vout3) | 1-µF ceramic cap required for 1.5-V step-down charge pump; enables high-current capability |
| PGND (E2, B5), GND (D4) | Power and analog ground | Separate PGND pins minimize noise coupling from switching paths into sensitive LDO/analog circuits |
Key Features
| Feature | Design Value |
|---|---|
| Fractional charge pump for 5 V @ 100 mA | Enables compliant USB OTG Vbus supply directly from 3–5 V input without inductors or large capacitors |
| Dual-source switchover (VIN ↔ Vbus) for Vout2/Vout3 | Automatically routes power from battery or USB bus based on Vbus comparator threshold (4.3–4.45 V) |
| Integrated sleep mode with LDO fallback | Reduces quiescent current to 8 µA/rail while maintaining regulation - extends battery life in idle OTG states |
| Internal soft-start and skip-mode control | Limits inrush current at startup and dynamically shifts between constant-frequency and pulse-skipping modes for wide-load efficiency |
| Vbus comparator and SRP test support | Meets USB OTG Session Request Protocol requirements and enables hardware-level interconnect validation with TUSB6010 |
Applications
| USB OTG Host Mode | USB OTG Peripheral Mode |
|---|---|
|
Use Scenario: Smartphone acts as USB host to connect flash drives, keyboards, or mice. IC Role / Device Role / Timing Role: TPS65030YZKT generates Vbus (5 V/100 mA) from battery, supplies 3.3 V/1.5 V to TUSB6010 PHY, and monitors power-good status for enumeration readiness. Use Value: Eliminates need for discrete boost converter and LDOs; enables full-speed OTG functionality within tight PCB area constraints. |
Use Scenario: Digital camera functions as USB peripheral when connected to PC. IC Role / Device Role / Timing Role: TPS65030YZKT powers TUSB6010 from battery, provides 1.8 V to core logic, and asserts PGood only after all rails stabilize per USB timing specs. Use Value: Ensures reliable USB enumeration by meeting Vbus rise-time (<500 µs) and ripple (<30 mVPP) requirements. |
| Portable Media Player Power | Handheld PC System Power |
|
Use Scenario: PMP draws power from USB charger while playing video and charging battery. IC Role / Device Role / Timing Role: TPS65030YZKT sources Vout2/Vout3 from Vbus during charging, switches to VIN when unplugged, and maintains 1.8 V LDO for SoC core. Use Value: Seamless source transition avoids system reset; sleep mode cuts standby current to extend shelf-life. |
Use Scenario: Handheld PC implements dual-role USB with simultaneous display and storage interfaces. IC Role / Device Role / Timing Role: TPS65030YZKT delivers four independent rails to baseband processor, USB transceiver, display driver, and memory interface - all from single Li-ion cell. Use Value: Reduces BOM count by replacing four discrete regulators; DSBGA package fits under 0.5-mm pitch SoC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB OTG power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBT | Three buck converters + one LDO; no integrated Vbus charge pump; requires external 5-V source | Used where host-side Vbus generation is handled separately (e.g., via dedicated boost IC); higher efficiency at >100 mA loads | Select when system already provides regulated 5 V and prioritizes buck-converter efficiency over integration. |
| TPS65053RGER | Single-input triple-output PMIC with integrated 5-V boost (not charge pump); supports up to 500 mA Vbus | Targets higher-power OTG accessories (e.g., portable HDDs); larger solution size due to inductor requirement | Select when Vbus load exceeds 100 mA or when inductor-based boost is acceptable for improved light-load efficiency. |
Compared with TPS65023RSBT and TPS65053RGER, the TPS65030YZKT uniquely combines charge-pump-based Vbus generation, ultra-small DSBGA packaging, and native SRP/test support - making it the only option optimized for space-constrained, single-cell USB OTG endpoints requiring full protocol compliance without external magnetics.
Availability
TPS65030YZKT is available at Aetrix Electronics and suitable for USB OTG host/peripheral implementations, portable media players, and handheld PCs requiring stable component supply, consistent parametric performance, and long-term lifecycle availability.
Supply support for TPS65030YZKT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in power management IC design for portable and USB applications.
The TPS65030YZKT belongs to TI's USB-OTG–optimized PMIC product line, engineered to replace discrete power solutions in space- and cost-sensitive mobile endpoints while ensuring full USB 2.0 OTG electrical compliance.
FAQ
What is the primary function of the TPS65030YZKT in a USB OTG system?
The TPS65030YZKT serves as a complete power-management solution for USB On-The-Go systems, generating four regulated voltages - 5 V for Vbus, 3.3 V and 1.5 V via charge pumps, and 1.8 V via LDO - all from a single 3 V–5 V input. It enables dual-role operation by supporting automatic switchover between battery and USB bus power for key rails and integrates essential features like SRP compliance, PGood monitoring, and sleep mode. The TPS65030YZKT eliminates the need for multiple discrete regulators in compact OTG designs.
How does the TPS65030YZKT handle Vbus generation and Session Request Protocol (SRP)?
The TPS65030YZKT uses a fractional charge pump to generate 5 V/100 mA for Vbus directly from 3 V–5 V input. Its TEST/SRP pin controls SRP behavior: when pulled low, the Vbus charge pump starts with 1 mA current limit until Vbus reaches 2.5 V, then increases to 100 mA; when pulled high, it starts directly at full current. This ensures compliance with USB OTG SRP timing and current-profile requirements. The TPS65030YZKT's internal comparator and switchover logic further support robust Vbus management during host/peripheral role changes.
Can the TPS65030YZKT operate solely from a USB 5-V source without a battery?
Yes, the TPS65030YZKT supports operation from USB 5-V input alone. VIN accepts 3 V–5 V, and Vbus can serve as both output and input - allowing the device to power Vout2 and Vout3 from Vbus when SW_EN1/SW_EN2 are asserted. However, Vout4 (1.8 V LDO) and internal circuitry remain powered from VIN, so a valid VIN connection is mandatory even when Vbus is present. For true Vbus-only operation, an external path routing Vbus to VIN is required, respecting absolute maximum ratings (VIN ≤ 7 V).
What happens to output voltages during TPS65030YZKT sleep mode?
In sleep mode (SLEEP = high), the TPS65030YZKT disables its charge pumps and switches Vout2, Vout3, and Vout4 to low-quiescent LDO operation. Vout2 and Vout3 maintain their nominal voltages (3.3 V and 1.5 V) but reduce max output current to 100 µA; Vout4 remains a standard 1.8 V LDO with 60 mA capability and is unaffected by sleep mode. All three rails draw only 8 µA quiescent current each. The TPS65030YZKT exits sleep mode in 8 µs, restoring full charge-pump operation upon SLEEP deassertion.
Which external components are mandatory for stable TPS65030YZKT operation?
Mandatory external components for the TPS65030YZKT include: (1) 10-µF input capacitor (CI) on VIN; (2) 4.7-µF output capacitor (CO1) on Vbus; (3) 1-µF capacitor (CO2) on Vout2; (4) 10-µF capacitor (CO3) on Vout3; (5) 1-µF capacitor (CO4) on Vout4; and (6) flying capacitors - two 1-µF (CF1A/CF1B) for Vbus, one 0.1-µF (CF2) for Vout2, and one 1-µF (CF3) for Vout3. All must be X5R/X7R ceramic types. An external pullup resistor on PGood is also required for proper open-drain signaling.
TPS65030YZKT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 25-UFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Charge Pump (3), Linear (LDO) (1)
- Number of Outputs:
- 4
- Frequency - Switching:
- 1MHz
- Voltage/Current - Output 1:
- 5V, 100mA
- Voltage/Current - Output 2:
- 1.5V, 200mA
- Voltage/Current - Output 3:
- 3.3V, 22mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 3V ~ 5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 25-DSBGA
TPS65030YZKT FAQ
1.How can I place an order for TPS65030YZKT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65030YZKT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65030YZKT reliable?
The price and inventory of TPS65030YZKT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65030YZKT is usually 5 days.
3.What payment methods are accepted for TPS65030YZKT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65030YZKT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65030YZKT?
TPS65030YZKT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65030YZKT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65030YZKT?
For technical support, including TPS65030YZKT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65030YZKT requirements.
6.How does Aetrix verify that TPS65030YZKT is sourced from the original manufacturer or authorized distributors?
All TPS65030YZKT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65030YZKT meets industry standards.
7.What is the process for return or replacement of TPS65030YZKT?
All TPS65030YZKT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65030YZKT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65030YZKT part is unused and in its original packaging.
Return procedure for TPS65030YZKT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65030YZKT Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

