Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

Texas Instruments TPS65086470RSKT

Name: TPS65086470RSKT
Brand: Texas Instruments
SKU: TPS65086470RSKT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS65086470RSKT

Manufacturer:: Texas Instruments

Category:: Special Purpose Regulators

Package:: 64-VFQFN Exposed Pad

Datasheet:: TPS65086470RSKT.pdf

Description:: IC REG CTLR DGTL CAM 9OUT 64VQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:236

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS65086470RSKT from Texas Instruments is a configurable multirail power-management IC (PMIC) designed specifically for Xilinx Artix-7 FPGAs. It integrates three D-CAP2™ step-down controllers (5.6V–21V input), three DCS-Control™ synchronous buck converters (3V–5.5V input), three adjustable LDOs, a VTT LDO, five load switches, and a 5V fixed LDO - delivering precise, I²C-programmable rail voltages including 1.0V (BUCK1), 1.8V (BUCK2), 1.2V (BUCK3), 2.5V (BUCK4), 3.3V (BUCK5), and 1.35/1.5V (BUCK6) per factory OTP configuration.

For engineers reviewing the TPS65086470RSKT datasheet, TPS65086470RSKT pinout, TPS65086470RSKT application, or TPS65086470RSKT equivalent, this PMIC enables compact, thermally robust power delivery for FPGA core, memory, I/O, and auxiliary rails in wall-powered industrial and embedded systems requiring tight voltage accuracy, dynamic voltage scaling (10 mV/25 mV steps), and flexible sequencing control via six configurable CTL inputs and four GPOs.

Technical Context

The TPS65086470RSKT implements dual topology regulation: D-CAP2™ for high-transient-response, wide-input controllers (BUCK1/2/6) driving external FETs, and DCS-Control™ for tightly regulated, integrated-FET converters (BUCK3/4/5). Its OTP-programmed default rail set targets Xilinx Artix-7 FPGAs - BUCK1 at 1.0V (10 mV DVS step), BUCK2 at 1.8V, BUCK3 at 1.2V, BUCK4 at 2.5V, BUCK5 at 3.3V, and BUCK6 at 1.35/1.5V - with independent current limits, feedback sensing, and thermal monitoring per channel.

It features an I²C interface (100 kHz / 400 kHz / 1 MHz), six programmable GPIs (CTL1–CTL6) supporting enable/sleep entry, four GPOs assignable to power-good status or register-controlled logic, and an open-drain IRQB interrupt output. All regulators support remote sensing, and the 8 mm × 8 mm VQFN-64 RSK package includes an exposed thermal pad for junction-to-board thermal resistance of 4.4°C/W.

Key Specifications

Parameter	Value and Actual Design Meaning
VIN Range	5.6V–21V for BUCK1/2/6 controllers; 3V–5.5V for BUCK3/4/5 converters - supports 2S–4S Li-ion or universal wall adapters.
Output Voltage Accuracy	±2% DC accuracy across all buck rails - ensures stable FPGA core/memory operation within JEDEC VDD tolerance bands.
DVS Resolution	10 mV steps (0.41V–1.67V) or 25 mV steps (1.0V–3.575V) - enables fine-grained adaptive voltage scaling for FPGA dynamic power management.
Thermal Performance	R_θJB = 4.4°C/W - allows sustained 3 A output per converter with minimal board-level heatsinking in industrial ambient (–40°C to +85°C).
I²C Speed Support	Standard (100 kHz), Fast (400 kHz), and Fast Mode Plus (1 MHz) - enables real-time rail reconfiguration without system bus bottleneck.
OTP Configuration	Factory-programmed defaults for Artix-7: BUCK1=1.0V, BUCK2=1.8V, BUCK3=1.2V, BUCK4=2.5V, BUCK5=3.3V, BUCK6=1.35/1.5V - eliminates boot-time initialization overhead.
Package	VQFN-64 RSK, 8.0 mm × 8.0 mm with exposed thermal pad - provides mechanical stability and low-inductance ground path for high-frequency switching.

Pinout & Package

TPS65086470RSKT uses an 8 mm × 8 mm, 64-pin VQFN (RSK) package with exposed thermal pad, requiring connection to PCB ground plane via multiple vias for optimal thermal and electrical performance.

Pin/Terminal	Circuit Role	Design Meaning
FBVOUT1, FBVOUT2, FBVOUT6	Remote feedback sense for BUCK1/2/6 controllers	Enables precision regulation by sensing voltage directly at FPGA power pins - compensates for PCB IR drop.
SW1, SW2, SW6	Switch node connections for BUCK1/2/6 controllers	Interface points for external high-side/low-side MOSFETs - defines switching frequency and efficiency envelope.
ILIM1, ILIM2, ILIM6	Current limit set pins for BUCK1/2/6	Resistor-programmable valley current limit - sets overcurrent protection threshold for external FETs.
CTL1–CTL6	Configurable enable/sleep entry inputs	GPIOs assigned in OTP to control power-up sequencing or low-power sleep states of selected rails - no firmware required.
GPO1–GPO4	Programmable power-good outputs	Can mirror PGOOD status of any rail or be register-controlled - simplifies system-level power sequencing validation.
CLK, DATA	I²C interface signals	Support full-speed configuration and real-time telemetry (voltage, temperature, fault status) without dedicated MCU resources.
IRQB	Open-drain interrupt output	Asserts on thermal shutdown, UVLO, OCP, or register-access faults - enables immediate host-system error handling.

Key Features

Feature	Design Value
Dual-regulator topology	D-CAP2™ for fast transient response on high-current FPGA core rails; DCS-Control™ for tight regulation on memory/I/O rails - balances speed and precision.
Factory OTP programming	Pre-configured Artix-7 rail defaults (1.0V/1.8V/1.2V/2.5V/3.3V/1.35V) eliminate boot-time register writes - reduces FPGA configuration time and firmware complexity.
VTT LDO with VTTFB	DDR termination regulator with remote sense (VTTFB) - maintains accurate VTT = VDDQ/2 under dynamic DDR load conditions.
Five integrated load switches	SWA1, SWB1, SWB2, plus two internal switches - provide controlled power-up/down for FPGA I/O banks, peripherals, and auxiliary circuits with <1.5% dropout.
Thermal and fault monitoring	Die temperature thresholds (THOT = 115°C, TCRIT = 145°C) with hysteresis, plus per-rail OCP, UVLO, and PGOOD - enables robust system-level thermal management.

Applications

Artix-7 FPGA Core Power	DDR Memory Interface
Use Scenario: Supplying configurable 1.0V core voltage to Xilinx Artix-7 FPGA (e.g., XC7A35T) during active logic operation and dynamic voltage scaling. IC Role / Device Role / Timing Role: Primary core rail controller using BUCK1 with D-CAP2™ topology and 10 mV DVS steps - delivers up to 7 A with <±2% accuracy and <40 mV ripple. Use Value: Enables FPGA dynamic power optimization while maintaining timing closure across process/voltage/temperature corners.	Use Scenario: Providing matched 1.2V VDDQ and precise VTT = VDDQ/2 termination for DDR3/DDR4 memory interfaces in embedded vision systems. IC Role / Device Role / Timing Role: BUCK3 supplies VDDQ; integrated VTT LDO (with VTTFB sense) regulates termination voltage - both synchronized via shared feedback reference. Use Value: Eliminates need for discrete termination ICs and ensures signal integrity at >400 MT/s data rates with <1% VTT drift.
FPGA I/O Bank Sequencing	Industrial Embedded Control
Use Scenario: Powering multiple FPGA I/O banks (1.8V, 2.5V, 3.3V) with controlled ramp rates and inter-rail sequencing to prevent latch-up or hot insertion damage. IC Role / Device Role / Timing Role: BUCK2 (1.8V), BUCK4 (2.5V), BUCK5 (3.3V) and five load switches (SWA1/SWB1/SWB2) - configured via CTLx pins and GPOs for deterministic startup order. Use Value: Guarantees safe power-up sequence per Xilinx Artix-7 specification without external CPLD or sequencer circuitry.	Use Scenario: Powering motion control PLCs with Artix-7 FPGAs, analog front-ends, and isolated communication interfaces in factory automation environments. IC Role / Device Role / Timing Role: Single-chip solution delivering 1.0V (core), 1.2V (memory), 3.3V (I/O), 5.0V (LDO5 for gate drivers), and 1.8V (LDOA1) - all from 12V DC input. Use Value: Reduces BOM count by >12 discrete regulators/switches and meets IEC 61000-4-2 ESD immunity (±1000 V HBM) for harsh industrial deployment.

Artix-7 FPGA Core Power

DDR Memory Interface

Use Scenario: Supplying configurable 1.0V core voltage to Xilinx Artix-7 FPGA (e.g., XC7A35T) during active logic operation and dynamic voltage scaling.

IC Role / Device Role / Timing Role: Primary core rail controller using BUCK1 with D-CAP2™ topology and 10 mV DVS steps - delivers up to 7 A with <±2% accuracy and <40 mV ripple.

Use Value: Enables FPGA dynamic power optimization while maintaining timing closure across process/voltage/temperature corners.

Use Scenario: Providing matched 1.2V VDDQ and precise VTT = VDDQ/2 termination for DDR3/DDR4 memory interfaces in embedded vision systems.

IC Role / Device Role / Timing Role: BUCK3 supplies VDDQ; integrated VTT LDO (with VTTFB sense) regulates termination voltage - both synchronized via shared feedback reference.

Use Value: Eliminates need for discrete termination ICs and ensures signal integrity at >400 MT/s data rates with <1% VTT drift.

FPGA I/O Bank Sequencing

Industrial Embedded Control

Use Scenario: Powering multiple FPGA I/O banks (1.8V, 2.5V, 3.3V) with controlled ramp rates and inter-rail sequencing to prevent latch-up or hot insertion damage.

IC Role / Device Role / Timing Role: BUCK2 (1.8V), BUCK4 (2.5V), BUCK5 (3.3V) and five load switches (SWA1/SWB1/SWB2) - configured via CTLx pins and GPOs for deterministic startup order.

Use Value: Guarantees safe power-up sequence per Xilinx Artix-7 specification without external CPLD or sequencer circuitry.

Use Scenario: Powering motion control PLCs with Artix-7 FPGAs, analog front-ends, and isolated communication interfaces in factory automation environments.

IC Role / Device Role / Timing Role: Single-chip solution delivering 1.0V (core), 1.2V (memory), 3.3V (I/O), 5.0V (LDO5 for gate drivers), and 1.8V (LDOA1) - all from 12V DC input.

Use Value: Reduces BOM count by >12 discrete regulators/switches and meets IEC 61000-4-2 ESD immunity (±1000 V HBM) for harsh industrial deployment.

Equivalent & Alternatives

The following parts are listed as comparable options for similar multirail PMIC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS6508640RSKT	OTP-configured for Zynq Ultrascale+ ZU7–ZU15: BUCK1=3.3V, BUCK2=0.85/0.9V, BUCK3=1.2V - different default rail mapping and lower core voltage.	Targeted at Zynq MPSoCs, not Artix-7; requires reprogramming or external sequencing for Artix compatibility.	Select only if migrating from Zynq-based designs or when 0.85V core rail is required.
TPS6508641RSKT	OTP-configured for Zynq Ultrascale+ ZU2–ZU5 with external feedback on BUCK1 - lacks factory-set 1.0V Artix-7 core voltage and requires external resistor divider.	Designed for Zynq devices with extended feedback flexibility; no native Artix-7 rail defaults or optimized DVS step alignment.	Choose only if external feedback adjustment is needed and Artix-7 core voltage can be manually configured via I²C post-boot.

Compared with TPS6508640RSKT and TPS6508641RSKT, the TPS65086470RSKT uniquely provides factory-programmed 1.0V core rail, 1.8V I/O, and 1.2V memory voltages aligned to Artix-7 datasheet requirements - eliminating design-time configuration effort and ensuring out-of-box compatibility.

Availability

TPS65086470RSKT is available at Aetrix Electronics and suitable for FPGA-based industrial embedded control, machine vision, test and measurement, and portable ultrasound systems requiring stable component supply, long-term lifecycle support, and guaranteed OTP configuration consistency.

Supply support for TPS65086470RSKT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies - with over 50 years of innovation in high-reliability power solutions.

The TPS650864 family is engineered for Xilinx FPGA and MPSoC platforms, delivering integrated, OTP-configurable power rails with industry-leading transient response, thermal efficiency, and I²C configurability - targeting space-constrained, high-performance embedded applications.

FAQ

What is the default output voltage configuration of the TPS65086470RSKT?

The TPS65086470RSKT is factory OTP-programmed for Xilinx Artix-7 FPGAs with fixed default voltages: BUCK1 = 1.0V (10 mV DVS step), BUCK2 = 1.8V, BUCK3 = 1.2V, BUCK4 = 2.5V, BUCK5 = 3.3V, and BUCK6 = 1.35V/1.5V. These values are stored in one-time programmable memory and require no I²C initialization at power-on - enabling immediate FPGA operation.

Does the TPS65086470RSKT support DDR memory termination?

Yes, the TPS65086470RSKT includes a dedicated VTT LDO with remote feedback (VTTFB pin) that regulates DDR termination voltage precisely to VDDQ/2. It uses BUCK3's output as reference and supports DDR3/DDR4 compliance with <1% output drift under dynamic load - eliminating need for external termination ICs.

How does the TPS65086470RSKT handle thermal protection?

The TPS65086470RSKT integrates dual thermal thresholds: THOT (115°C typical) triggers warning interrupts via IRQB, while TCRIT (145°C typical) forces automatic shutdown. Both include 10°C hysteresis to prevent oscillation. Thermal data is accessible via I²C registers, and the 4.4°C/W R_θJB enables reliable operation up to 85°C ambient without forced airflow.

Can the TPS65086470RSKT be used with non-Artix-7 FPGAs?

Yes - while OTP defaults target Artix-7, all rails are fully reconfigurable via I²C. BUCK1–BUCK6, LDOA1–LDOA3, and load switches support voltage, current limit, sequencing, and PGOOD assignment through register writes. The device is documented for use with Zynq MPSoCs and other Xilinx families, provided external component selection matches VIN/VOUT requirements.

What package and thermal design guidance applies to the TPS65086470RSKT?

The TPS65086470RSKT uses an 8 mm × 8 mm VQFN-64 RSK package with exposed thermal pad. TI specifies connecting the pad to PCB ground plane using ≥9 vias (0.3 mm diameter) in a 5×5 array. This achieves R_θJB = 4.4°C/W - critical for sustaining 3 A per buck converter at 85°C ambient. Thermal pad must not be connected to AGND or signal layers.

TPS65086470RSKT Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: D-CAP2™

Package/Case:: 64-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Applications:: Controller/Converter, Digital Cameras

Voltage - Input:: 5.6V ~ 21V

Number of Outputs:: 9

Voltage - Output:: Multiple

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 64-VQFN (8x8)

TPS65086470RSKT FAQ

1.How can I place an order for TPS65086470RSKT through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS65086470RSKT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS65086470RSKT reliable?

The price and inventory of TPS65086470RSKT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65086470RSKT is usually 5 days.

3.What payment methods are accepted for TPS65086470RSKT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65086470RSKT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS65086470RSKT?

TPS65086470RSKT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS65086470RSKT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS65086470RSKT?

For technical support, including TPS65086470RSKT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65086470RSKT requirements.

6.How does Aetrix verify that TPS65086470RSKT is sourced from the original manufacturer or authorized distributors?

All TPS65086470RSKT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65086470RSKT meets industry standards.

7.What is the process for return or replacement of TPS65086470RSKT?

All TPS65086470RSKT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65086470RSKT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS65086470RSKT part is unused and in its original packaging.

Return procedure for TPS65086470RSKT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…