My Inquiry
My Account
Texas Instruments TPS65105RGER
- Part No.:
- TPS65105RGER
- Manufacturer:
- Texas Instruments
- Category:
- Special Purpose Regulators
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
TPS65105RGER.pdf
- Description:
- IC REG CTRLR TFT 4OUT 24VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,673
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65105RGER from Texas Instruments is a triple-output LCD power supply IC integrating a 1.6-MHz boost converter (VO1 up to 15 V / 350 mA), a regulated negative charge pump (VO2 down to –12 V / 20 mA), a positive charge pump (VO3 up to 30 V / 20 mA), an integrated VCOM buffer, and a 3.3-V linear regulator controller - all in a single VQFN-24 package for TFT LCD biasing in portable displays.
For engineers reviewing the TPS65105RGER datasheet, TPS65105RGER pinout, TPS65105RGER application, or TPS65105RGER equivalent, this device delivers tightly regulated, sequenced, and fault-protected multi-rail power for source/gate/VCOM biasing in space-constrained notebook, tablet, and automotive display systems with input voltage range 2.7 V to 5.8 V.
Technical Context
The TPS65105RGER implements virtual synchronous converter technology in its main boost stage, enabling continuous conduction mode across full load range using an external Schottky diode and internal P-MOSFET (rDS(on) = 9–22 Ω) - eliminating light-load ringing and simplifying compensation. Its 1.6-MHz fixed-frequency operation supports compact 4.7-µH inductors and 220-nF flying capacitors.
All three charge pump outputs are independently regulated via dedicated feedback pins (FB2, FB3, FB4), with fault detection on VO1/VO2/VO3 triggering full shutdown - a key differentiator from the TPS65101. The VCOM buffer features soft-start and accepts VCOMIN as input, while the linear regulator controller drives an external NPN/PNP transistor to deliver 3.3 V at up to 500 mA from a 5-V input rail.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.8 V - supports single-cell Li-ion or 3.3/5-V system rails without pre-regulation. |
| VO1 Boost Output | Up to 15 V / 350 mA - powers TFT source driver with <1% output voltage accuracy and 0.2%/A load regulation. |
| VO2 Negative Pump | Down to –12 V / 20 mA - supplies gate-off voltage with ±0.126%/mA load regulation and tripler/doubler mode selection. |
| VO3 Positive Pump | Up to 30 V / 20 mA - generates gate-on voltage with 0.05%/mA load regulation and 1.187–1.238 V feedback reference. |
| VCOM Buffer Output | Drives LCD backplane with ±150 mA peak current, soft-start, and DC load regulation of ±85 mV over ±100 mA. |
| Linear Regulator Controller | 3.3 V output (FB4-referenced), supports external transistor, 0.064%/A load regulation, and independent ENR control. |
| Switching Frequency | 1.6 MHz (typical), ±0.3 MHz over –40°C to 85°C - enables small magnetics and low EMI filtering. |
| Fault Protection | Output undervoltage/overvoltage shutdown on VO1/VO2/VO3 - ensures safe panel biasing during fault conditions. |
Pinout & Package
TPS65105RGER is housed in a 4.0 mm × 4.0 mm, 24-pin VQFN package with exposed thermal pad (PowerPAD™), optimized for thermal performance (RθJA = 33°C/W) and PCB area efficiency in display modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 7) | Main input supply | Accepts 2.7–5.8 V; feeds internal LDOs and bias circuits - requires local 1-µF ceramic decoupling. |
| SW (Pins 8,9) | Boost converter switch node | Connects to external inductor and Schottky diode; high dv/dt node requiring tight layout and ground shielding. |
| SUP (Pin 12) | Supply rail for charge pumps & VCOM | Must be connected directly to VO1 output - not to any other voltage; no bypass capacitor recommended. |
| FB1 (Pin 4) | VO1 feedback input | Resistor divider from VO1 sets output voltage; internal 1.146 V reference enables precise adjustment. |
| FB2 (Pin 24) | VO2 feedback input | Regulates negative pump output; accepts differential feedback for accurate –V generation. |
| FB3 (Pin 15) | VO3 feedback input | Controls positive pump output; supports both doubler and tripler configurations via C2-/MODE pin. |
| VCOM (Pin 13) | VCOM buffer output | Drives LCD common electrode; soft-start prevents large VO1 droop during panel initialization. |
| EN (Pin 3) | Main enable input | Active-high logic control; initiates full power-on sequencing (VO1 → VO2 → VO3 → VCOM) when pulled ≥1.5 V. |
| ENR (Pin 2) | Linear regulator enable | Independent control for 3.3-V rail; allows VO4 to remain active even if main outputs fault or shut down. |
| BASE (Pin 6) | External transistor base drive | Supplies up to 27 mA to drive external NPN/PNP; connects to transistor base for VO4 regulation. |
| REF (Pin 23) | Internal reference output | Stable 1.213 V reference for precision feedback networks and external circuitry calibration. |
| PGND (Pins 10,11) | Power ground return | Low-impedance path for boost switch, charge pumps, and VCOM - must connect to thermal pad. |
Key Features
| Feature | Design Value |
|---|---|
| Virtual Synchronous Converter | Enables true CCM operation across full load range using internal P-MOSFET + external Schottky - eliminates light-load ringing and improves transient response. |
| Integrated Power-On Sequencing | Hardware-controlled startup order (VO1 → VO2 → VO3 → VCOM) with per-stage soft-start - prevents panel latch-up and reduces inrush stress. |
| Fault Detection & Shutdown | Dedicated undervoltage/overvoltage monitoring on all three outputs triggers immediate shutdown - critical for TFT panel reliability and ESD-safe biasing. |
| VCOM Buffer with Soft-Start | On-chip op-amp with controlled slew rate minimizes VO1 sag during VCOM ramp-up - avoids display flicker or initialization failure. |
| Charge Pump Mode Flexibility | C2-/MODE pin selects voltage tripler (capacitor connected) or doubler (pin grounded) - enables optimal VO3 scaling for diverse panel VGH requirements. |
| Thermal-Optimized VQFN Package | 4×4 mm body with exposed thermal die - achieves RθJB = 10.7°C/W, supporting >1.3 W continuous dissipation at 85°C ambient. |
Applications
| Notebook LCD Bias Supply | Automotive Infotainment Display |
|---|---|
Use Scenario: Powering 10.1"–15.6" TFT-LCD panels in ultrabooks with single 3.3-V or 5-V system rail. IC Role / Device Role / Timing Role: Generates synchronized VO1 (source), VO2 (gate-off), VO3 (gate-on), and VCOM for panel biasing with hardware sequencing. Use Value: Eliminates four discrete DC/DC converters; reduces BOM count by 60% and PCB area by 45% vs. discrete solution. |
Use Scenario: Driving 7"–12" automotive-grade TFT displays in car navigation and digital cluster systems. IC Role / Device Role / Timing Role: Provides fault-protected, temperature-stable bias rails meeting AEC-Q200 ambient requirements (–40°C to 105°C junction). Use Value: Built-in UVLO (2.4 V threshold), thermal shutdown (160°C), and output fault detection ensure fail-safe panel operation under battery brownout or thermal stress. |
| Industrial HMI Panel | Portable Medical Display |
Use Scenario: Powering ruggedized 5.7"–10.4" monochrome/color TFTs in factory HMIs with wide input voltage tolerance. IC Role / Device Role / Timing Role: Delivers stable VO1/VO2/VO3 despite 2.7–5.8 V input variation; VCOM buffer maintains common-mode integrity during ESD events. Use Value: 0.2%/A load regulation on VO1 and ±37 mV DC load regulation on VCOM ensure consistent contrast and grayscale fidelity across operating life. |
Use Scenario: Enabling compact, low-noise 4.3"–8.0" diagnostic displays in handheld ultrasound and patient monitors. IC Role / Device Role / Timing Role: Supplies ultra-low-noise VCOM and precisely regulated gate voltages to minimize image artifacts and ghosting. Use Value: 1.6-MHz switching frequency shifts noise spectrum above audio band; integrated VCOM buffer achieves <25 mV input offset for sub-1% luminance error. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LCD bias supply applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65100RGER | Higher 2.3-A boost switch current limit; identical pinout, package, and feature set. | Preferred for panels requiring >350 mA VO1 current or higher-power source drivers. | Select TPS65100RGER when VO1 load exceeds 350 mA; otherwise TPS65105RGER offers better efficiency at light-to-moderate loads. |
| MAX1627EAP+T | Single-output boost + dual charge pump; no integrated VCOM buffer or linear regulator controller; 28-pin SSOP package. | Suitable only for simpler panels lacking VCOM buffering or 3.3-V logic rail needs. | Choose MAX1627EAP+T only if VCOM and 3.3-V rail are generated externally; TPS65105RGER provides full integration and smaller footprint. |
Compared with TPS65100RGER, the TPS65105RGER trades peak VO1 current capability for improved light-load efficiency and lower thermal dissipation; versus MAX1627EAP+T, it adds VCOM buffering, linear regulator control, and tighter output regulation - reducing total component count by ≥7 parts in full-panel designs.
Availability
TPS65105RGER is available at Aetrix Electronics and suitable for notebook LCD biasing, automotive infotainment displays, and industrial HMI panels requiring stable component supply, long-term lifecycle support, and AEC-Q200-aligned thermal robustness.
Supply support for TPS65105RGER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in display power solutions.
The TPS6510x product line was designed specifically for compact, high-reliability TFT-LCD biasing in portable and automotive displays - integrating boost, dual charge pumps, VCOM buffering, and linear regulator control into a single IC to replace multi-chip power trees.
FAQ
What is the maximum output current capability of the TPS65105RGER's VO1 boost converter?
The TPS65105RGER's VO1 boost converter delivers up to 350 mA continuous output current with typical switch current limit of 1.37 A. This rating assumes proper thermal design (RθJA ≤ 33°C/W), 4.7-µH inductor, and 100-µF output capacitance. Peak current capability is limited by internal MOSFET rDS(on) (195–290 mΩ) and thermal headroom - exceeding 350 mA risks thermal shutdown at ambient >70°C.
Does the TPS65105RGER support both voltage doubler and tripler modes for VO3?
Yes, the TPS65105RGER supports both modes via the C2-/MODE pin (Pin 18). Connecting the flying capacitor to C2-/MODE configures the positive charge pump as a tripler (e.g., VO1 = 10 V → VO3 ≈ 30 V); grounding C2-/MODE configures it as a doubler (VO1 = 10 V → VO3 ≈ 20 V). Mode selection is hardware-defined and does not require firmware or register writes.
How does the TPS65105RGER handle fault conditions on its outputs?
The TPS65105RGER monitors VO1, VO2, and VO3 for undervoltage and overvoltage faults. If any output deviates beyond its threshold (e.g., VO1 drops below 91.25% of setpoint), the device enters full shutdown - disabling all regulators and charge pumps. Recovery requires toggling EN or cycling VIN. This behavior distinguishes it from the TPS65101, which lacks this protection.
Can the TPS65105RGER's VCOM buffer be disabled to reduce quiescent current?
Yes, the VCOM buffer in the TPS65105RGER can be fully disabled by connecting VCOMIN (Pin 14) to GND. This reduces total quiescent current by ~750 µA (typical II(QVCOM)). When disabled, the VCOM pin (Pin 13) may be left floating. Disabling is safe for panels where external VCOM generation is used or VCOM is DC-coupled.
What external components are required for basic operation of the TPS65105RGER?
Minimum external components for TPS65105RGER include: one 4.7-µH shielded inductor (between VIN and SW), one Schottky diode (1N5819 or equivalent), two 220-nF flying capacitors (C1+, C1− and C2+, C2−), one 100-µF VO1 output capacitor, one 1-µF VIN decoupling capacitor, and resistor dividers for FB1/FB2/FB3. The linear regulator requires an external NPN/PNP transistor and base resistors.
TPS65105RGER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Controller, TFT LCD
- Voltage - Input:
- 2.7V ~ 5.8V
- Number of Outputs:
- 4
- Voltage - Output:
- Multiple
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-VQFN (4x4)
TPS65105RGER FAQ
1.How can I place an order for TPS65105RGER through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65105RGER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65105RGER reliable?
The price and inventory of TPS65105RGER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65105RGER is usually 5 days.
3.What payment methods are accepted for TPS65105RGER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65105RGER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65105RGER?
TPS65105RGER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65105RGER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65105RGER?
For technical support, including TPS65105RGER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65105RGER requirements.
6.How does Aetrix verify that TPS65105RGER is sourced from the original manufacturer or authorized distributors?
All TPS65105RGER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65105RGER meets industry standards.
7.What is the process for return or replacement of TPS65105RGER?
All TPS65105RGER units undergo pre-shipment inspection (PSI). If there is an issue with TPS65105RGER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65105RGER part is unused and in its original packaging.
Return procedure for TPS65105RGER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65105RGER Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
