Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

Texas Instruments TPS65123RGTR

Name: TPS65123RGTR
Brand: Texas Instruments
SKU: TPS65123RGTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS65123RGTR

Manufacturer:: Texas Instruments

Category:: Special Purpose Regulators

Package:: 16-VFQFN Exposed Pad

Datasheet:: TPS65123RGTR.pdf

Description:: IC REG CONV TFT LCD 4OUT 16QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,215

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS65123RGTR from Texas Instruments is a single-inductor quadruple-output DC-DC converter optimized for amorphous-silicon (a-Si) and low-temperature poly-silicon (LTPS) TFT-LCD displays. It delivers independently regulated VMAIN (3.0–5.3 V/25 mA), VGH (up to +20 V/2 mA), VGL (down to −18 V/2 mA), and integrates programmable power sequencing control without auxiliary LDO - distinguishing it from TPS65120/121/124 variants. It operates from 2.7–5.5 V input and targets portable display power systems.

For engineers reviewing the TPS65123RGTR datasheet, TPS65123RGTR pinout, TPS65123RGTR application, or TPS65123RGTR equivalent, key selection criteria include its absence of integrated auxiliary LDO, fixed automatic sequencing (no ENVGL/ENVGH pins), QFN-16 (3×3 mm) package with exposed thermal pad, ±0.8% VMAIN feedback accuracy, and pseudo-fixed 4 MHz switching frequency enabling ultra-thin inductor use.

Technical Context

The TPS65123RGTR uses a free-running variable peak-current PWM architecture that time-multiplexes a single inductor across BOOT, VGH, and VGL outputs - achieving independent regulation without multiple magnetics. Its control loop maintains pseudo-fixed ~4 MHz operation while delivering fast transient response and up to 83% core efficiency across 2.7–5.5 V input range.

Unlike TPS65124, it lacks programmable enable pins (ENVGL/ENVGH) and an auxiliary LDO; unlike TPS65120/121, it omits fixed 1.8 V/3.3 V LDOOUT. Power sequencing is automatic: VMAIN enables first, then VGL at 90% of target, followed by VGH - all managed internally without external logic coordination.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.7 V to 5.5 V - supports single-cell Li-ion, Li-polymer, and regulated 3.3 V/5 V rails without external pre-regulation.
VMAIN Output	3.0 V to 5.3 V / 25 mA - post-regulated by internal LDO for ≤5 mVP-P ripple; ±0.8% typical accuracy ensures stable source driver biasing.
VGH Output	Up to +20 V / 2 mA - adjustable via external resistor divider; ±3% accuracy enables reliable gate-on voltage for high-resolution LCD panels.
VGL Output	Down to −18 V / 2 mA - independently regulated negative rail; ±3% accuracy prevents gate-off voltage drift in wide-temp portable displays.
Switching Frequency	4.0 MHz - enables use of low-profile 8.2 µH or 10 µH inductors (e.g., EPCOS SIMID1812-C), reducing board area and height.
Package	16-pin QFN (3 mm × 3 mm × 0.9 mm) with exposed thermal pad - supports compact, thermally efficient layout in space-constrained handhelds.
Operating Temperature	−40°C to +85°C - qualified for industrial and consumer portable electronics including smartphones and digital cameras.

Pinout & Package

TPS65123RGTR uses a 16-pin QFN package (3 mm × 3 mm, 0.9 mm height) with exposed thermal die pad for enhanced thermal dissipation. Pin 1 is marked with a dot; pins 3 and 4 are dedicated AGND connections (not LDOIN/LDOOUT as in TPS65120/121).

Pin/Terminal	Circuit Role	Design Meaning
EN (Pin 1)	Enable input	Active-high logic control: high enables VMAIN; low disables all outputs. Must be terminated - not floating.
RUN (Pin 2)	Power sequencing control	Drives external P-MOSFET gate; pulled low internally to start converter. Critical for automatic power-up/down sequence timing.
AGND (Pins 3, 4, 7)	Analog ground	Low-noise reference for FBH/FBL/FBM; must connect directly to PGND under IC for stability and ripple suppression.
FBL (Pin 5)	VGL feedback input	Regulates VGL to 0 V nominal; connects to resistor divider between VGL and VMAIN - sets negative rail precision.
FBM (Pin 6)	VMAIN feedback input	Regulates VMAIN to 1.213 V nominal; external divider sets main output voltage with ±0.8% accuracy.
VMAIN (Pin 8)	Main output	Post-regulated LDO output; supplies source driver ICs with low-noise, low-ripple DC - critical for image uniformity.
PGND (Pin 12)	Power ground	High-current return path for SWP/SWN; must be solidly connected to AGND under IC to minimize noise coupling.
BOOT (Pin 11)	Bootstrap supply	Provides gate drive voltage for internal N-MOS2 rectifier; enables high-side switching and efficient VGH generation.
VGH (Pin 10)	Positive gate drive output	Boosted output for LCD gate-on voltage; adjustable up to +20 V - powers row drivers in high-Vth panels.
FBH (Pin 9)	VGH feedback input	Regulates VGH to 1.213 V nominal; external divider sets positive rail with ±3% accuracy over temperature.
GATE (Pin 16)	External MOSFET driver	Drives gate of external P-channel MOSFET (e.g., P1 in Figure 18); controls power-down sequencing timing.
VIN (Pin 15)	Main input supply	Primary power input; UVLO threshold 2.15 V (falling) ensures reliable startup from weak batteries or shared rails.
SWN (Pin 14)	High-side switch source	Connects to inductor; carries peak inductor current during boost phase - routed with low-inductance path.
SWP (Pin 13)	Low-side switch drain	Connects to inductor; switches to PGND during inverting phase - critical node for EMI filtering and layout.

Key Features

Feature	Design Value
Single-inductor quadruple output	Eliminates need for three separate inductors - reduces BOM count, PCB area, and cost in space-constrained portable displays.
Automatic power sequencing	Hardwired VMAIN → VGL → VGH startup order ensures safe LCD panel biasing without external timing circuitry or firmware.
Post-regulated VMAIN LDO	Delivers ≤5 mVP-P ripple at full load - essential for minimizing source driver noise and preventing vertical banding artifacts.
4 MHz pseudo-fixed switching	Enables use of 8.2 µH thin-film inductors (e.g., EPCOS SIMID1812-C) - achieves <1 mm profile for slim smartphone bezels.
Integrated fault protection	Short-circuit detection on VMAIN/VGH/VGL with latched shutdown and 100 µs fault timer - prevents damage during panel faults or ESD events.
No auxiliary LDO	Differentiates TPS65123RGTR from TPS65120/121 - simplifies design when external logic supply is already available or managed separately.

Applications

Smartphone LCD Power	Digital Camera Display
Use Scenario: Powering a 4.3-inch a-Si TFT-LCD panel in a battery-powered smartphone with tight height constraints. IC Role / Device Role / Timing Role: Generates VMAIN (4.2 V), VGH (+18 V), and VGL (−15 V) from single 3.7 V Li-ion cell; executes automatic sequencing to prevent panel latch-up. Use Value: Enables <1 mm component profile using 10 µH inductor and QFN-16 package - critical for slim form factor and thermal management.	Use Scenario: Driving a 3.0-inch LTPS TFT-LCD in a compact digital still camera requiring low quiescent current and robust fault handling. IC Role / Device Role / Timing Role: Supplies VMAIN (3.3 V), VGH (+12 V), VGL (−10 V); uses internal UVLO (2.15 V) to maintain operation down to nearly depleted battery. Use Value: 83% peak efficiency and 170 µA quiescent current extend battery life; short-circuit latching protects against accidental panel shorts during lens actuation.
Portable GPS Navigator	Handheld Medical Instrument Display
Use Scenario: Powering outdoor-readable TFT-LCD in automotive-grade portable GPS with wide temperature (-20°C to +70°C) operation. IC Role / Device Role / Timing Role: Delivers stable VMAIN (5.0 V), VGH (+15 V), VGL (−12 V); ±3% VGH/VGL accuracy maintains consistent brightness and contrast across temperature. Use Value: 4 MHz switching minimizes EMI near GPS RF front-end; QFN thermal pad ensures reliability under sustained sunlight exposure.	Use Scenario: Supplying diagnostic display in FDA-cleared handheld ultrasound device requiring high reliability and low noise. IC Role / Device Role / Timing Role: Provides clean VMAIN (4.5 V) with ≤5 mVP-P ripple for analog source drivers; VGL/VGH sequencing prevents pixel charging errors during boot. Use Value: Post-regulated LDO and dedicated AGND/PGND separation suppress noise coupling into sensitive analog signal paths.

Smartphone LCD Power

Digital Camera Display

Use Scenario: Powering a 4.3-inch a-Si TFT-LCD panel in a battery-powered smartphone with tight height constraints.

IC Role / Device Role / Timing Role: Generates VMAIN (4.2 V), VGH (+18 V), and VGL (−15 V) from single 3.7 V Li-ion cell; executes automatic sequencing to prevent panel latch-up.

Use Value: Enables <1 mm component profile using 10 µH inductor and QFN-16 package - critical for slim form factor and thermal management.

Use Scenario: Driving a 3.0-inch LTPS TFT-LCD in a compact digital still camera requiring low quiescent current and robust fault handling.

IC Role / Device Role / Timing Role: Supplies VMAIN (3.3 V), VGH (+12 V), VGL (−10 V); uses internal UVLO (2.15 V) to maintain operation down to nearly depleted battery.

Use Value: 83% peak efficiency and 170 µA quiescent current extend battery life; short-circuit latching protects against accidental panel shorts during lens actuation.

Portable GPS Navigator

Handheld Medical Instrument Display

Use Scenario: Powering outdoor-readable TFT-LCD in automotive-grade portable GPS with wide temperature (-20°C to +70°C) operation.

IC Role / Device Role / Timing Role: Delivers stable VMAIN (5.0 V), VGH (+15 V), VGL (−12 V); ±3% VGH/VGL accuracy maintains consistent brightness and contrast across temperature.

Use Value: 4 MHz switching minimizes EMI near GPS RF front-end; QFN thermal pad ensures reliability under sustained sunlight exposure.

Use Scenario: Supplying diagnostic display in FDA-cleared handheld ultrasound device requiring high reliability and low noise.

IC Role / Device Role / Timing Role: Provides clean VMAIN (4.5 V) with ≤5 mVP-P ripple for analog source drivers; VGL/VGH sequencing prevents pixel charging errors during boot.

Use Value: Post-regulated LDO and dedicated AGND/PGND separation suppress noise coupling into sensitive analog signal paths.

Equivalent & Alternatives

The following parts are listed as comparable options for similar TFT-LCD power supply applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS65124RGTR	Includes programmable ENVGL/ENVGH pins and no automatic sequencing logic; adds flexibility for custom power-up/down timing.	Required when display panel demands non-standard sequencing (e.g., VGH before VGL) or independent enable control per rail.	Select TPS65124RGTR only if sequencing must be externally controlled - TPS65123RGTR offers simpler, lower-risk integration for standard a-Si/LTPS panels.
TPS65121RGTR	Integrates fixed 1.8 V LDOOUT for logic supply; lacks VGL/VGH adjustability - VGH/VGL are fixed at +15 V/−10 V.	Suitable for legacy panels with fixed gate voltages and embedded timing controller requiring 1.8 V logic rail.	Choose TPS65121RGTR only when panel design mandates fixed 1.8 V logic supply and does not require adjustable VGH/VGL - TPS65123RGTR provides greater voltage flexibility.

Compared with TPS65124RGTR, TPS65123RGTR eliminates sequencing configuration overhead but sacrifices timing customization; compared with TPS65121RGTR, it removes the fixed LDO but gains full VGH/VGL adjustability - making it optimal for new designs prioritizing compactness and voltage optimization over integrated logic supply.

Availability

TPS65123RGTR is available at Aetrix Electronics and suitable for smartphone LCD power, portable medical display, and digital camera display applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for TPS65123RGTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in display power solutions and automotive-grade reliability.

The TPS6512x family was designed specifically for space-constrained a-Si and LTPS TFT-LCD panels in portable electronics - emphasizing single-inductor efficiency, automatic sequencing, and ultra-low profile packaging.

FAQ

What is the primary function of the TPS65123RGTR in a TFT-LCD system?

The TPS65123RGTR serves as a complete single-chip power solution for a-Si and LTPS TFT-LCD panels, generating three regulated rails - VMAIN (3.0–5.3 V), VGH (up to +20 V), and VGL (down to −18 V) - from a single 2.7–5.5 V input. It integrates automatic power sequencing, post-regulated low-ripple VMAIN, and fault protection without requiring an auxiliary LDO, making it ideal for compact portable displays.

Does the TPS65123RGTR include an integrated linear regulator for logic supply?

No, the TPS65123RGTR does not include an integrated auxiliary LDO for logic supply. Unlike TPS65120RGTR (fixed 3.3 V) or TPS65121RGTR (fixed 1.8 V), the TPS65123RGTR omits LDOIN/LDOOUT pins entirely. This simplifies the design when an external logic rail is already available or managed separately - confirmed by pinout diagrams and functional block diagrams in the SLVS531A datasheet.

How does power sequencing work on the TPS65123RGTR?

The TPS65123RGTR implements hardwired automatic sequencing: VMAIN enables first upon EN assertion; once VMAIN reaches 90% of target, VGL is enabled; after VGL reaches 90% of target, VGH is enabled. During shutdown, VGH and VGL disable first, followed by VMAIN. This sequence is fully internal - no ENVGL or ENVGH pins are present, distinguishing it from TPS65124RGTR.

What is the maximum achievable VGH and VGL output voltage with the TPS65123RGTR?

The TPS65123RGTR supports VGH up to +20 V and VGL down to −18 V, as specified in the Absolute Maximum Ratings and Electrical Characteristics tables. These limits are set by internal voltage clamps and validated across −40°C to +85°C. Achieving these extremes requires appropriate external resistor dividers and stable 2.7–5.5 V input - e.g., VGH = 20 V at VIN = 5.5 V with IGH ≤ 2 mA.

Can the TPS65123RGTR operate from a single-cell lithium battery?

Yes, the TPS65123RGTR operates from 2.7 V to 5.5 V, fully covering the discharge curve of a single-cell Li-ion or Li-polymer battery (typically 4.2 V fully charged down to ~2.8 V). Its 2.15 V UVLO falling threshold ensures reliable operation until near depletion, and its 83% peak efficiency maximizes runtime - validated in Figure 4 (Core Converter Efficiency vs Input Voltage) of the SLVS531A datasheet.

TPS65123RGTR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 16-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Applications:: Converter, TFT LCD

Voltage - Input:: 2.5V ~ 5.5V

Number of Outputs:: 4

Voltage - Output:: 3V ~ 5.6V, Adj up to 20V, Adj down to -18V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-VQFN (3x3)

TPS65123RGTR FAQ

1.How can I place an order for TPS65123RGTR through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS65123RGTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS65123RGTR reliable?

The price and inventory of TPS65123RGTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65123RGTR is usually 5 days.

3.What payment methods are accepted for TPS65123RGTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65123RGTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS65123RGTR?

TPS65123RGTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS65123RGTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS65123RGTR?

For technical support, including TPS65123RGTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65123RGTR requirements.

6.How does Aetrix verify that TPS65123RGTR is sourced from the original manufacturer or authorized distributors?

All TPS65123RGTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65123RGTR meets industry standards.

7.What is the process for return or replacement of TPS65123RGTR?

All TPS65123RGTR units undergo pre-shipment inspection (PSI). If there is an issue with TPS65123RGTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS65123RGTR part is unused and in its original packaging.

Return procedure for TPS65123RGTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…