My Inquiry
My Account
Texas Instruments TPS65131WTRGERQ1
- Part No.:
- TPS65131WTRGERQ1
- Manufacturer:
- Texas Instruments
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
TPS65131WTRGERQ1.pdf
- Description:
- IC REG BOOST ADJ DL 24VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,990
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65131WTRGERQ1 from Texas Instruments is an AEC-Q100 Grade 2 automotive-qualified dual-output DC-DC converter generating independently adjustable positive output up to +15 V and negative output down to –15 V, with 2 A typical switch-current limit on both boost and inverter stages, fixed 1.25 MHz PWM operation, and 0.2 µA shutdown current - used for biasing OLED and TFT-LCD display panels in instrument clusters and infotainment systems.
For engineers reviewing the TPS65131WTRGERQ1 datasheet, TPS65131WTRGERQ1 pinout, TPS65131WTRGERQ1 application, or TPS65131WTRGERQ1 equivalent, key selection criteria include independent enable sequencing (ENP/ENN), power-save mode control (PSP/PSN), wettable-flank QFN-24 package thermal performance, overvoltage protection on both rails, and compatibility with external PMOS load disconnect via BSW pin.
Technical Context
The TPS65131WTRGERQ1 implements two independent fixed-frequency PWM regulators sharing a common oscillator and internal 1.213 V reference, each operating in continuous-conduction mode (CCM) at full load and transitioning to discontinuous-conduction mode (DCM) under light loads when power-save mode is enabled. Control uses multiple-feedforward topology monitoring VIN, VPOS, VNEG, and switch voltage drops for fast duty-cycle response.
Each converter features dedicated feedback pins (FBP/FBN), compensation networks (CP/CN), and soft-start with 1 ms current-limit ramp-up. Overvoltage protection triggers at ±5% regulation deviation; thermal shutdown activates at 150°C with 5°C hysteresis; undervoltage lockout engages below 2.35 V at VIN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports direct connection to automotive 3.3 V or 5 V supply rails without pre-regulation. |
| Positive Output Range | +0.5 V above VIN to +15 V - programmable via resistor divider on FBP pin for display gate driver biasing. |
| Negative Output Range | –15 V to –2 V - adjustable via FBN pin referenced to internal 1.213 V VREF for source driver biasing. |
| Switch Current Limit | 1.95 A typical - ensures robust operation driving capacitive OLED panel loads without cycle-by-cycle foldback. |
| Efficiency | Up to 91% (VPOS), 85% (VNEG) - minimizes thermal rise in sealed automotive displays; power-save mode maintains efficiency at light loads. |
| Shutdown Current | 0.2 µA typical - enables ultra-low-power sleep states in always-on display modules. |
| Operating Temperature | –40°C to +105°C ambient - qualified per AEC-Q100 Grade 2 for under-hood and dashboard mounting. |
Pinout & Package
TPS65131WTRGERQ1 is housed in a 4 mm × 4 mm VQFN-24 package (RGE) with exposed thermal pad connected to PGND and wettable flanks for automated optical inspection (AOI) of solder joints.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ENP / ENN | Independent enable inputs | Allow precise power-up/down sequencing of positive and negative rails - critical for preventing display latch-up during startup. |
| PSP / PSN | Power-save mode controls | Enable DCM operation per rail to maintain >80% efficiency at <10 mA load - reduces quiescent current in standby. |
| FBP / FBN | Feedback inputs | Monitor regulated outputs against 1.213 V internal reference; FBN referenced to VREF enables accurate negative rail setting. |
| BSW | External PFET gate drive | Drives high-side PMOS to fully disconnect VPOS rail from input during shutdown - eliminates battery drain through boost diode path. |
| VREF | Internal reference output | 1.213 V precision reference; bypassed with 220 nF capacitor - serves as bias point for FBN divider and system calibration. |
| PGND / AGND | Separate ground returns | PGND handles high-switching-current return paths; AGND isolates sensitive analog feedback - prevents noise coupling into regulation loops. |
Key Features
| Feature | Design Value |
|---|---|
| Automotive qualification | AEC-Q100 Grade 2 (–40°C to +105°C ambient), HBM H1C/CDM C4B ESD rating - validated for safety-critical cockpit displays. |
| Dual independent regulation | Separate ENP/ENN and PSP/PSN controls - enables staggered ramp-up for TFT gate drivers and independent low-power modes for source drivers. |
| Thermal reliability | RθJA = 34.1°C/W with wettable-flank QFN-24 - supports >1 W dissipation in compact display bezel layouts without heatsinks. |
| Protection suite | OVP on both outputs, UVLO at 2.35 V, thermal shutdown at 150°C with 5°C hysteresis - prevents damage during cold-crank, load dump, or thermal overload events. |
| Load disconnect capability | BSW pin drives external PMOS to break VPOS path - eliminates reverse current through boost diode, enabling true zero-power-off state. |
Applications
| OLED Display Bias Supply | TFT-LCD Gate Driver Power |
|---|---|
Use Scenario: Powering active-matrix OLED panels in automotive digital instrument clusters requiring stable ±12 V bias for pixel switching and threshold compensation. IC Role / Device Role / Timing Role: Dual-rail DC-DC converter providing independently sequenced, regulated VPOS and VNEG outputs synchronized to display frame timing. Use Value: 0.2 µA shutdown current extends battery life during vehicle sleep; wettable flanks ensure AOI-verified solder joints in high-reliability assembly. | Use Scenario: Generating gate-on (+15 V) and gate-off (–10 V) voltages for amorphous silicon TFT-LCDs in center-stack infotainment displays. IC Role / Device Role / Timing Role: High-efficiency bias generator with independent ENP/ENN control enabling gate driver power sequencing aligned to display controller commands. Use Value: 91% VPOS efficiency reduces thermal load near touch-sensitive overlays; BSW-controlled PFET prevents VPOS backfeed during partial shutdown. |
| CCD Image Sensor Bias | Automotive HUD Power Module |
Use Scenario: Supplying precision ±10 V bias to charge-coupled device (CCD) image sensors in rear-view cameras operating across automotive temperature range. IC Role / Device Role / Timing Role: Low-noise, thermally stable dual-output regulator delivering tightly regulated rails unaffected by input transients. Use Value: 1.213 V internal reference and FBN/VREF referencing enable <3% total output error over –40°C to +125°C junction; RθJB = 12.2°C/W sustains performance on FR4 PCBs. | Use Scenario: Providing compact, AEC-Q100-compliant ±12 V rails for head-up display (HUD) combiner illumination and projection optics drivers. IC Role / Device Role / Timing Role: Integrated power solution replacing discrete boost/inverter ICs and external MOSFETs in space-constrained HUD projector modules. Use Value: QFN-24 package with thermal pad achieves 1.5× higher power density vs. SOIC alternatives; independent PSP/PSN allows dynamic efficiency tuning per rail during HUD brightness transitions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output DC-DC converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65132WTRGERQ1 | Same pinout, identical QFN-24 package, but includes integrated LDO for auxiliary VDD rail; higher quiescent current (1.2 µA vs. 0.2 µA). | Required where system needs clean 3.3 V logic supply alongside ±15 V bias rails - adds functionality but increases idle power. | Select when auxiliary LDO simplifies BOM; avoid if ultra-low shutdown current is mandatory. |
| MAX17504ATP+T | Single-channel synchronous buck-boost controller; requires external MOSFETs, inductors, and dual-loop compensation; no integrated negative rail generation. | Suitable only when design already uses discrete power stages and requires >3 A output - lacks native inverting capability and automotive qualification. | Choose only for non-automotive industrial displays needing higher current; not drop-in compatible. |
Compared with TPS65131WTRGERQ1, TPS65132WTRGERQ1 adds integrated LDO functionality at the cost of higher shutdown current, while MAX17504ATP+T requires full external power stage design and lacks AEC-Q100 validation - making TPS65131WTRGERQ1 optimal for cost-sensitive, space-constrained automotive displays demanding native dual-rail generation and lowest quiescent power.
Availability
TPS65131WTRGERQ1 is available at Aetrix Electronics and suitable for automotive instrument clusters, infotainment displays, and camera module bias supplies requiring stable component supply, AEC-Q100 compliance, and wettable-flank package inspection support.
Supply support for TPS65131WTRGERQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of automotive-grade product development and manufacturing expertise.
The TPS65131-Q1 product line delivers highly integrated, thermally optimized dual-output DC-DC converters specifically designed for automotive display biasing applications requiring AEC-Q100 qualification, ultra-low shutdown current, and independent rail control.
FAQ
What is the maximum output current capability of the TPS65131WTRGERQ1 on its positive and negative rails?
The TPS65131WTRGERQ1 supports up to 200 mA typical output current on both VPOS and VNEG rails, dependent on input-to-output voltage ratio and thermal conditions. At VIN = 3.6 V, VPOS = 10.5 V, and VNEG = –10 V, maximum output current is ~0.7 A and ~0.6 A respectively - verified in Figure 6-1 and Figure 6-2 of the datasheet. The 1.95 A switch-current limit provides headroom for transient loads.
Does the TPS65131WTRGERQ1 support independent power sequencing between its positive and negative outputs?
Yes, the TPS65131WTRGERQ1 provides independent enable inputs ENP and ENN, allowing separate control of power-up and power-down timing for VPOS and VNEG. This prevents latch-up in display panels by ensuring gate-on voltage is established before gate-off voltage is applied - a requirement confirmed in Section 7.3.3 of the datasheet.
How does the BSW pin function in the TPS65131WTRGERQ1, and what external component is required?
The BSW pin on the TPS65131WTRGERQ1 is an open-drain output that drives the gate of an external PMOS transistor to disconnect the VPOS rail from the input during shutdown. A pull-up resistor to VIN is required, and the PMOS must be oriented so its body diode blocks reverse current - detailed in Section 7.3.4 and Figure 8-1 of the datasheet.
What is the purpose of the VREF pin on the TPS65131WTRGERQ1, and how must it be decoupled?
The VREF pin on the TPS65131WTRGERQ1 provides a precision 1.213 V internal reference used for both FBP and FBN feedback loops. It must be bypassed with a 220 nF ceramic capacitor to PGND, as specified in Table 5-1 and Figure 8-1 - this stabilizes regulation accuracy and suppresses noise coupling into the negative rail feedback network.
Is the TPS65131WTRGERQ1 pin-compatible with the standard TPS65131TRGERQ1 variant?
No - while both use the same VQFN-24 (RGE) package footprint, the TPS65131WTRGERQ1 includes wettable flanks for solder-joint inspection, whereas the TPS65131TRGERQ1 does not. Table 4-1 explicitly lists "Wettable Flanks: Yes" for TPS65131WTRGERQ1 and "No" for TPS65131TRGERQ1; no electrical or functional differences exist beyond manufacturability.
TPS65131WTRGERQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up
- Output Configuration:
- Positive and Negative (Dual Rail)
- Topology:
- Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- -2V, 3.2V
- Voltage - Output (Max):
- ±15V
- Current - Output:
- -
- Frequency - Switching:
- 1.38MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 24-VQFN (4x4)
TPS65131WTRGERQ1 FAQ
1.How can I place an order for TPS65131WTRGERQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65131WTRGERQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65131WTRGERQ1 reliable?
The price and inventory of TPS65131WTRGERQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65131WTRGERQ1 is usually 5 days.
3.What payment methods are accepted for TPS65131WTRGERQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65131WTRGERQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65131WTRGERQ1?
TPS65131WTRGERQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65131WTRGERQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65131WTRGERQ1?
For technical support, including TPS65131WTRGERQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65131WTRGERQ1 requirements.
6.How does Aetrix verify that TPS65131WTRGERQ1 is sourced from the original manufacturer or authorized distributors?
All TPS65131WTRGERQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65131WTRGERQ1 meets industry standards.
7.What is the process for return or replacement of TPS65131WTRGERQ1?
All TPS65131WTRGERQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS65131WTRGERQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65131WTRGERQ1 part is unused and in its original packaging.
Return procedure for TPS65131WTRGERQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65131WTRGERQ1 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
