Texas Instruments TPS65137ADSCR
- Part No.:
- TPS65137ADSCR
- Manufacturer:
- Texas Instruments
- Category:
- Display Drivers
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
TPS65137ADSCR.pdf
- Description:
- IC DRVR DISPLAY MATRIX 10WSON
- Quantity:
- Payment:

- Shipping:

Inventory:4,345
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65137ADSCR from Texas Instruments is a dual-output AMOLED display power supply IC integrating a boost converter with LDO post-regulation for VPOS and a digitally programmable buck-boost converter for VNEG. It delivers fixed +4.63 V / 200 mA and adjustable –2.2 V to –5.23 V / 200 mA from a 2.3–5.5 V input, enabling high-fidelity pixel voltage control in mobile phone displays.
For engineers reviewing the TPS65137ADSCR datasheet, TPS65137ADSCR pinout, TPS65137ADSCR application, or TPS65137ADSCR equivalent, this page provides verified electrical parameters, validated pin functions, confirmed AMOLED-specific timing behavior, and real-world alternative selection guidance for display power design.
Technical Context
The TPS65137ADSCR employs a two-stage architecture: a peak-current-mode boost converter feeds an integrated LDO to generate low-ripple +4.63 V output, while a DCM-operating buck-boost converter generates the negative rail. Its digital CTRL interface implements a 5-bit DAC for precise OUTN programming via rising-edge counting.
Line transient regulation is enhanced by LDO post-regulation of VPOS, decoupling output ripple from input disturbances. The device enters advanced power-save mode at light loads by reducing switching frequency via an internal VCO, maintaining >70% efficiency down to 10 mA per rail.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.3 V to 5.5 V - supports single-cell Li-ion (3.0–4.2 V) and USB-powered systems without external pre-regulation |
| Positive Output | +4.63 V ±1% @ 200 mA - fixed LDO-regulated rail with <300 mV dropout ensures stable OLED anode bias under load transients |
| Negative Output Range | –2.2 V to –5.23 V - digitally programmable in 31 steps via CTRL pin; default –4.93 V matches standard AMOLED cathode requirements |
| Switching Frequency | 1.6 MHz typical - enables use of compact 4.7 µH inductors (e.g., TDK VLF4012) and reduces EMI in display bezel space |
| Quiescent Current | 400 µA - enables always-on display subsystems with minimal battery drain during standby |
| Thermal Shutdown | 145 °C with 10 °C hysteresis - protects against sustained overloads in thermally constrained smartphone modules |
| Package | 3×3 mm WSON-10 (DSC) - exposed thermal pad improves junction-to-board thermal resistance to 25.2 °C/W for continuous 200 mA operation |
Pinout & Package
TPS65137ADSCR uses a 3×3 mm, 10-pin WSON package (TI package code DSC) with an exposed thermal die pad that must be connected to analog ground for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 1) | Power Input | Accepts 2.3–5.5 V supply; requires 4.7 µF ceramic input capacitor for stability and ripple suppression |
| SWN (Pin 2) | Negative Switch Node | Connects to inductor and diode in buck-boost stage; routing must minimize parasitic inductance to reduce switching noise |
| OUTN (Pin 3) | Negative Output | Delivers programmable –2.2 V to –5.23 V; 4.7 µF output capacitor required for ripple control |
| CTRL (Pin 4) | Digital Control / Enable | Combined function: logic-high enable + rising-edge counter for OUTN voltage selection (0–31 steps) |
| CT (Pin 5) | Transition Timing | External capacitor (e.g., 100 nF) sets OUTN voltage step transition time (~20 ms); open = fastest settling |
| GND (Pin 6) | Analog Ground | Reference for error amplifiers and DAC; separate from PGND to avoid noise coupling into feedback path |
| OUTP (Pin 7) | Positive Output | Fixed +4.63 V LDO output; 2.2 µF ceramic capacitor required at pin for low-noise OLED anode drive |
| CB (Pin 8) | Boost Converter Bypass | Internal boost output node; requires 4.7 µF capacitor to stabilize switching node and support LDO input |
| SWP (Pin 9) | Positive Switch Node | Connects to boost inductor and diode; high dv/dt node requiring tight layout and ground shielding |
| PGND (Pin 10) | Power Ground | High-current return path for SWP/SWN switches; must connect directly to exposed thermal pad and PCB ground plane |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LDO post-regulator for VPOS | Reduces output voltage ripple to <20 mVPP and improves line transient response by isolating VPOS from VIN disturbances |
| Digitally programmable VNEG | 31-step adjustment (–2.2 V to –5.23 V) via simple CTRL pin edge-counting-no I²C or SPI required |
| Advanced Power Save Mode | Automatically lowers switching frequency below 100 mA load, sustaining >75% efficiency without external control logic |
| Short-circuit protection with staged startup | Prevents damage during VPOS–VNEG shorts by cycling between 0 mA and 100 mA current limits until fault clears |
| Soft-start with controlled sequencing | Enables safe start into full load: VNEG reaches –0.4 V before LDO activation, then VPOS hits 3 V before full 200 mA delivery |
Applications
| Smartphone AMOLED Display Power | Wearable OLED Module Supply |
|---|---|
Use Scenario: Powering active-matrix OLED panels in flagship smartphones with dynamic brightness control and touch-integrated frame rates. IC Role / Device Role / Timing Role: Dual-rail generator providing synchronized +4.63 V (anode) and programmable –4.93 V (cathode) with sub-100 µs line transient recovery. Use Value: Enables true black levels and >1,000,000:1 contrast ratio by maintaining precise, low-noise bias rails during RF transmit bursts. | Use Scenario: Compact OLED display subsystem in smartwatches and AR glasses where board area and thermal dissipation are constrained. IC Role / Device Role / Timing Role: Single-chip solution replacing discrete charge pumps and LDOs, delivering both rails from a 3.7 V battery with 3×3 mm footprint. Use Value: Reduces BOM count by 7 components and eliminates external programming resistors or EEPROMs for VNEG calibration. |
| Tablet AMOLED Panel Bias | Industrial HMI OLED Interface |
Use Scenario: Driving larger-format AMOLED panels (≥7") requiring higher current capability and robust thermal management. IC Role / Device Role / Timing Role: High-efficiency dual-output regulator operating continuously at 180 mA per rail with thermal shutdown at 145 °C. Use Value: Maintains display uniformity across temperature (-40 °C to +85 °C ambient) with ±1% VPOS accuracy and <0.001 %/mA load regulation. | Use Scenario: Ruggedized human-machine interface in factory automation equipment needing reliable operation under ESD-prone conditions. IC Role / Device Role / Timing Role: ESD-hardened power IC (2 kV HBM) with short-circuit recovery and thermal foldback for unattended operation. Use Value: Prevents display blackout during electrostatic discharge events on touch surfaces, ensuring continuous operator visibility. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-rail AMOLED power supply applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65132A2YFFR | Fixed +5.0 V / –5.0 V outputs; no digital VNEG programming; 1.2 MHz switching frequency | Suitable for static-bias AMOLEDs but lacks fine-tuning for gamma correction or aging compensation | Select when fixed rails suffice and board layout prioritizes lower EMI over voltage flexibility |
| RTQ2132BWGE | Separate enable pins for each rail; 3.3 V to 5.5 V input; ±1.5% output accuracy; no integrated LDO for VPOS | Requires external filtering for OLED-grade ripple; supports independent rail sequencing for multi-zone displays | Select when independent rail control and higher input voltage margin are needed over ultra-low noise |
Compared with TPS65137ADSCR, TPS65132A2YFFR offers simpler implementation but sacrifices programmability, while RTQ2132BWGE provides greater sequencing freedom at the cost of increased external component count and reduced VPOS ripple performance.
Availability
TPS65137ADSCR is available at Aetrix Electronics and suitable for smartphone display modules, wearable OLED interfaces, and industrial HMI panels requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TPS65137ADSCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs for portable electronics.
The TPS65137 product line was designed specifically for high-resolution AMOLED display biasing in space-constrained mobile devices, emphasizing low noise, digital programmability, and thermal resilience.
FAQ
What is the default negative output voltage of the TPS65137ADSCR?
The TPS65137ADSCR defaults to –4.93 V on the OUTN pin when the CTRL pin is pulled high without any additional rising-edge pulses. This value is factory-trimmed and specified across –40 °C to +85 °C ambient temperature. The TPS65137ADSCR achieves this using its internal 5-bit DAC and requires no external components to operate at this setting.
How does the CTRL pin function in the TPS65137ADSCR?
The CTRL pin on the TPS65137ADSCR serves dual roles: it acts as the device enable signal and as a digital interface for programming the negative output voltage. A logic-high level enables the IC, and subsequent rising edges (minimum 2 µs wide, spaced ≥2 µs apart) increment the DAC code to select one of 31 possible VNEG values. The TPS65137ADSCR ignores falling edges and only counts valid rising transitions after initial enable.
What is the purpose of the CT pin on the TPS65137ADSCR?
On the TPS65137ADSCR, the CT pin sets the transition time (tset) for OUTN voltage changes between programmed levels. Connecting an external capacitor (e.g., 100 nF) forms an RC network with the pin's ~250 kΩ output impedance, yielding ~25 ms for 70% settling. Leaving CT open minimizes tset for rapid reconfiguration. This feature prevents display artifacts during dynamic gamma tuning in the TPS65137ADSCR.
Does the TPS65137ADSCR include short-circuit protection?
Yes, the TPS65137ADSCR integrates short-circuit protection for both output rails. When VPOS and VNEG are shorted, the device cycles between zero and 100 mA output current to limit power dissipation. It also monitors switch current limits (1.1 A for SWN, 0.9 A for SWP) and triggers thermal shutdown at 145 °C. These protections are active during normal operation and startup sequences in the TPS65137ADSCR.
What package type and thermal characteristics does the TPS65137ADSCR use?
The TPS65137ADSCR uses a 3×3 mm WSON-10 package (TI code DSC) with an exposed thermal die pad. Its junction-to-board thermal resistance is 25.2 °C/W, and junction-to-ambient is 56.5 °C/W under JEDEC-standard conditions. The exposed pad must be soldered to a dedicated PCB thermal plane connected to analog ground to achieve rated 200 mA per rail performance and prevent thermal shutdown in the TPS65137ADSCR.
TPS65137ADSCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Display Type:
- AMOLED
- Configuration:
- Display Matrix
- Interface:
- -
- Digits or Characters:
- -
- Current - Supply:
- 400 µA
- Voltage - Supply:
- 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-WSON (3x3)
TPS65137ADSCR FAQ
1.How can I place an order for TPS65137ADSCR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65137ADSCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65137ADSCR reliable?
The price and inventory of TPS65137ADSCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65137ADSCR is usually 5 days.
3.What payment methods are accepted for TPS65137ADSCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65137ADSCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65137ADSCR?
TPS65137ADSCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65137ADSCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65137ADSCR?
For technical support, including TPS65137ADSCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65137ADSCR requirements.
6.How does Aetrix verify that TPS65137ADSCR is sourced from the original manufacturer or authorized distributors?
All TPS65137ADSCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65137ADSCR meets industry standards.
7.What is the process for return or replacement of TPS65137ADSCR?
All TPS65137ADSCR units undergo pre-shipment inspection (PSI). If there is an issue with TPS65137ADSCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65137ADSCR part is unused and in its original packaging.
Return procedure for TPS65137ADSCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65137ADSCR Tags

-
PCA8561AHN/AY
NXP Semiconductors

-
SN74LS47N
Texas Instruments

-
PCF85176T/1Y
NXP Semiconductors

-
PCF85176H/1,518
NXP Semiconductors

-
BU9796AMUV-E2
Rohm Semiconductor

-
PCA85176H/Q900/1,5
NXP Semiconductors

-
PCF8537AH/1,518
NXP Semiconductors

-
LM3914VX/NOPB
Texas Instruments

-
PCF85134HL/1,118
NXP Semiconductors

-
AS1115-BSST
ams-OSRAM USA INC.

-
PCA8534AH/Q900/1,5
NXP Semiconductors

-
LM3914V/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

