Texas Instruments TPS65137ASDSCR
- Part No.:
- TPS65137ASDSCR
- Manufacturer:
- Texas Instruments
- Category:
- Display Drivers
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
TPS65137ASDSCR.pdf
- Description:
- IC DRVR DISPLAY MATRIX 10WSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,848
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65137ASDSCR from Texas Instruments is a dual-output AMOLED display power supply IC integrating a boost converter with LDO post-regulator (VPOS = 4.6 V / 250 mA) and an inverting buck-boost converter (VNEG = –4.9 V / 250 mA default), operating from 2.5 V to 4.8 V input, designed for battery-powered mobile displays.
For engineers reviewing the TPS65137ASDSCR datasheet, TPS65137ASDSCR pinout, TPS65137ASDSCR application, or TPS65137ASDSCR equivalent, key selection criteria include digitally programmable negative output (–2.2 V to –5.2 V), 0.8% VPOS voltage accuracy, short-circuit protection with latched shutdown, thermal shutdown at 145°C, and 3 mm × 3 mm 10-pin WSON package with exposed thermal pad.
Technical Context
The TPS65137ASDSCR implements two independent switching regulators: a boost stage feeding an LDO to generate stable 4.6 V positive rail, and a synchronous inverting buck-boost stage generating programmable negative rail. Its CTRL pin serves dual function-enable control and 6-bit digital programming of VNEG via pulse-counting interface.
Transition time of VNEG is externally adjustable via CT pin capacitor (RC time constant with ~325 kΩ internal impedance); soft-start limits inrush current; short-circuit detection uses voltage thresholds (VPOS < 3.7 V, VNEG deviation > 420 mV) with 3 ms timeout during operation and multi-stage validation during startup.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5 V to 4.8 V - supports single-cell Li-ion/Li-poly battery operation across full discharge curve. |
| VPOS Output | Fixed 4.6 V ±0.8% - high-accuracy LDO-regulated positive rail for AMOLED source driver biasing. |
| VNEG Output | Default –4.9 V, programmable –2.2 V to –5.2 V in 31 steps - enables precise gate bias tuning for OLED pixel uniformity. |
| Output Current | 250 mA per rail - sufficient for medium-size AMOLED panels (e.g., 4.3″–5.5″ mobile displays). |
| Switching Frequency | 1.6 MHz (SWP), 1.7 MHz (SWN) - allows use of compact 4.7 µH inductors and minimizes audible noise. |
| Protection Features | Short-circuit protection (latched), thermal shutdown (145°C), UVLO (2.3 V rising), and soft-start - ensures robust fault recovery in handheld environments. |
| Package | 10-pin WSON (DSC), 3 mm × 3 mm, 0.8 mm max height, exposed thermal pad - optimized for space-constrained mobile PCBs with high thermal efficiency. |
Pinout & Package
TPS65137ASDSCR is housed in a 10-pin WSON (DSC) package with exposed thermal die pad (pin 11), requiring solder connection to PCB ground plane for thermal and electrical performance. Pin pitch is 0.5 mm; package outline conforms to JEDEC MO-229 standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Input supply for negative buck-boost converter | Accepts 2.5–4.8 V input; powers SWN stage and internal bias circuitry. |
| SWN | Switch node of inverting buck-boost converter | Connects to external inductor L2; high-frequency switching node requiring low-inductance layout. |
| OUTN | Negative output terminal | Delivers regulated VNEG; requires local 4.7 µF ceramic capacitor (C2) placed adjacent to pin. |
| CTRL | Dual-function digital interface pin | Enables device when pulled high; programs VNEG via rising-edge counting (6-bit DAC, 31 steps). |
| CT | Transition time control for VNEG | External capacitor sets RC time constant (~325 kΩ × CCT) to control slew rate between programmed VNEG levels. |
| GND | Analog ground reference | Reference for CTRL, CT, and internal analog circuits; must be low-impedance connection to system ground plane. |
| OUTP | Positive output terminal | Delivers 4.6 V VPOS; requires local 4.7 µF ceramic capacitor (C1) and CB bypass cap. |
| CB | Internal boost converter bypass capacitor terminal | Connects to 4.7 µF capacitor (C5) that stabilizes boost switch node and reduces EMI. |
| SWP | Switch node of boost converter | Connects to external inductor L1; high-frequency switching node driving boost stage. |
| PGND | Power ground for boost converter | Separate ground return path for high-current boost switching loop; must be tied to GND at single point near thermal pad. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail AMOLED power architecture | Integrated boost+LDO (VPOS) and inverting buck-boost (VNEG) eliminates need for discrete charge pumps or external regulators. |
| Digital VNEG programming | 6-bit DAC with pulse-counting CTRL interface enables precise, non-volatile VNEG adjustment without I²C/SPI overhead. |
| High-accuracy VPOS regulation | ±0.8% output voltage tolerance ensures consistent OLED threshold voltage compensation across temperature and load. |
| Latched short-circuit protection | Detects VPOS undervoltage (<3.7 V) or VNEG overvoltage (>420 mV above setpoint) and shuts down with persistent latch until VIN cycle or CTRL toggle. |
| Thermal management | Exposed thermal pad + 25.2°C/W θJB enables >250 mA continuous operation at 85°C ambient without derating. |
Applications
| Smartphone Display Power | Tablet AMOLED Bias Supply |
|---|---|
|
Use Scenario: Powering 5.5″ FHD AMOLED panel in LTE smartphone with dynamic brightness control and touch-integrated frame rate modulation. IC Role / Device Role / Timing Role: Generates stable VPOS (4.6 V) for source drivers and programmable VNEG (–4.9 V to –4.2 V) for gate drivers, synchronized to display refresh timing via CTRL pin pulses. Use Value: Enables pixel-level grayscale accuracy and eliminates vertical banding by maintaining <0.28%/A load regulation on both rails during rapid backlight transitions. |
Use Scenario: Supporting 10.1″ QXGA AMOLED display in Android tablet with always-on display (AOD) mode and adaptive refresh rate (30–90 Hz). IC Role / Device Role / Timing Role: Provides dual-rail bias under variable load (10–250 mA), using CT pin to slow VNEG transition during AOD entry/exit and prevent display flicker. Use Value: Achieves <100 µs VPOS/VNEG settling time after CTRL enable, enabling sub-10 ms display wake-up from deep sleep without visual artifacts. |
| Wearable OLED Power Management | Automotive Infotainment Display |
|
Use Scenario: Driving circular 1.3″ OLED in smartwatch with aggressive power gating and motion-triggered wake-up. IC Role / Device Role / Timing Role: Delivers VPOS/VNEG with ultra-low quiescent current (16 mA operating, 0.1 µA shutdown) and fast CTRL-controlled enable/disable sequencing. Use Value: Extends battery life by >30% versus discrete solutions due to integrated topology and 1.6/1.7 MHz switching minimizing passive size and leakage. |
Use Scenario: Powering 12.3″ digital instrument cluster OLED with ASIL-B functional safety requirements and wide-temperature operation. IC Role / Device Role / Timing Role: Supplies critical display rails with thermal shutdown (145°C), UVLO (2.3 V), and latch-off short-circuit protection meeting automotive reliability standards. Use Value: Meets AEC-Q100 Grade 3 (–40°C to 85°C) without derating; exposed thermal pad ensures junction temperature stays <125°C at full load in sealed enclosure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-rail AMOLED power supply applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65136ASDSCR | Fixed VNEG (–4.9 V only), no digital programming; identical VPOS specs, package, and pinout. | Suitable only where VNEG tuning is unnecessary; lacks CTRL-based VNEG adjustment capability. | Select when design requires lowest BOM count and fixed bias - avoids CTRL timing complexity and CT capacitor. |
| MAX17135ETJ+ | Higher VPOS (5.0 V), wider VNEG range (–1.5 V to –6.0 V), integrated gate drivers, but larger 24-pin TQFN package. | Targets larger panels with integrated level-shifting; requires more PCB area and additional gate drive components. | Choose for high-resolution automotive or industrial displays needing extended voltage range and integrated driver support. |
Compared with TPS65137ASDSCR, TPS65136ASDSCR offers pin-compatible simplicity at the cost of VNEG flexibility, while MAX17135ETJ+ delivers broader voltage coverage and integration at the expense of footprint and design complexity - making TPS65137ASDSCR optimal for compact, programmable mobile AMOLED systems.
Availability
TPS65137ASDSCR is available at Aetrix Electronics and suitable for smartphone display power, tablet AMOLED bias supply, and wearable OLED power management requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TPS65137ASDSCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in display power architectures and mobile system-on-chip support.
The TPS65137ASDSCR belongs to TI's AMOLED Display Power Supply product line, engineered specifically for high-efficiency, space-constrained, battery-operated portable displays requiring precision dual-rail bias generation with programmable negative voltage.
FAQ
What is the default VNEG output voltage of the TPS65137ASDSCR?
The TPS65137ASDSCR defaults to –4.9 V on the VNEG output when powered up with CTRL held high and no programming pulses applied. This value is factory-trimmed and maintained across –40°C to 85°C ambient temperature, with ±1% regulation for –4.9 V output. The TPS65137ASDSCR achieves this using an internal 6-bit DAC referenced to its precision bandgap.
How does the CTRL pin function in the TPS65137ASDSCR?
The CTRL pin on the TPS65137ASDSCR serves two roles: it acts as an enable signal (HIGH = active, LOW = shutdown) and as a digital programming interface for VNEG. After enabling, each rising edge on CTRL increments the VNEG DAC code - 0 edges yields –4.9 V, 1 edge yields –5.2 V, and so on per Table 2 in the datasheet. The TPS65137ASDSCR validates pulse timing (tHIGH, tLOW, tSTORE) to reject noise.
What package type and thermal characteristics does the TPS65137ASDSCR use?
The TPS65137ASDSCR uses a 10-pin WSON (DSC) package measuring 3 mm × 3 mm × 0.8 mm with an exposed thermal pad (pin 11). Its thermal resistance is θJA = 56.5°C/W and θJB = 25.2°C/W, enabling reliable 250 mA dual-rail operation at 85°C ambient when the thermal pad is soldered to a ≥100 mm² copper pour. The TPS65137ASDSCR requires MSL Level-2 handling and peak reflow ≤260°C.
Does the TPS65137ASDSCR include short-circuit protection, and how does it behave?
Yes, the TPS65137ASDSCR includes latched short-circuit protection on both outputs. During operation, it detects VPOS falling below 3.7 V or VNEG exceeding its programmed value by >420 mV for >3 ms, then shuts down and latches. Recovery requires cycling VIN below UVLO (2.3 V) or toggling CTRL. Startup protection adds additional checks at 10 ms and 20 ms intervals. The TPS65137ASDSCR provides fail-safe behavior essential for display reliability.
Can the TPS65137ASDSCR operate from a single-cell lithium battery?
Yes, the TPS65137ASDSCR operates across 2.5 V to 4.8 V input, fully covering the discharge profile of a single-cell Li-ion or Li-poly battery (3.0 V–4.2 V nominal, down to 2.5 V cutoff). Its UVLO threshold (2.3 V rising) prevents malfunction during deep discharge, and its 1.6/1.7 MHz switching frequency maintains efficiency >85% at 2.9 V input with 250 mA load - confirmed in Figure 1 of the TPS65137ASDSCR datasheet.
TPS65137ASDSCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Display Type:
- AMOLED
- Configuration:
- Display Matrix
- Interface:
- -
- Digits or Characters:
- -
- Current - Supply:
- 400 µA
- Voltage - Supply:
- 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-WSON (3x3)
TPS65137ASDSCR FAQ
1.How can I place an order for TPS65137ASDSCR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65137ASDSCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65137ASDSCR reliable?
The price and inventory of TPS65137ASDSCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65137ASDSCR is usually 5 days.
3.What payment methods are accepted for TPS65137ASDSCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65137ASDSCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65137ASDSCR?
TPS65137ASDSCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65137ASDSCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65137ASDSCR?
For technical support, including TPS65137ASDSCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65137ASDSCR requirements.
6.How does Aetrix verify that TPS65137ASDSCR is sourced from the original manufacturer or authorized distributors?
All TPS65137ASDSCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65137ASDSCR meets industry standards.
7.What is the process for return or replacement of TPS65137ASDSCR?
All TPS65137ASDSCR units undergo pre-shipment inspection (PSI). If there is an issue with TPS65137ASDSCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65137ASDSCR part is unused and in its original packaging.
Return procedure for TPS65137ASDSCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65137ASDSCR Tags

-
PCA8561AHN/AY
NXP Semiconductors

-
SN74LS47N
Texas Instruments

-
PCF85176T/1Y
NXP Semiconductors

-
PCF85176H/1,518
NXP Semiconductors

-
BU9796AMUV-E2
Rohm Semiconductor

-
PCA85176H/Q900/1,5
NXP Semiconductors

-
PCF8537AH/1,518
NXP Semiconductors

-
LM3914VX/NOPB
Texas Instruments

-
PCF85134HL/1,118
NXP Semiconductors

-
AS1115-BSST
ams-OSRAM USA INC.

-
PCA8534AH/Q900/1,5
NXP Semiconductors

-
LM3914V/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

