Texas Instruments TPS65138ADRCR
- Part No.:
- TPS65138ADRCR
- Manufacturer:
- Texas Instruments
- Category:
- Display Drivers
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS65138ADRCR.pdf
- Description:
- IC DRVR DISPLAY MATRIX 10VSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,745
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65138ADRCR from Texas Instruments is a dual-output AMOLED display power supply IC integrating a boost converter (4.62 V / 300 mA positive output) and digitally programmable inverting buck-boost converter (–2.2 V to –5.2 V / 300 mA negative output), operating from 2.9 V to 4.5 V input, with 0.8% VPOS regulation accuracy and 6-bit digital VNEG programming via CTRL pin - used in mobile phone AMOLED bias rails.
For engineers reviewing the TPS65138ADRCR datasheet, TPS65138ADRCR pinout, TPS65138ADRCR application, or TPS65138ADRCR equivalent, this page delivers verified functional identity, confirmed QFN-10 package mapping, validated pin roles, exact VNEG programming range (–2.2 V to –5.2 V), thermal shutdown (145 °C), and real-world soft-start and short-circuit protection behavior per TI SLVSAV3C Rev C.
Technical Context
The TPS65138ADRCR implements two independent switching regulators: a fixed 4.62 V boost converter (SWP/OUTP path) and a digitally programmable inverting buck-boost converter (SWN/OUTN path), both sharing GND and PGND separation for noise isolation. Its CTRL pin serves dual role - enable control and 6-bit DAC-based VNEG voltage selection using pulse-counting timing.
Internal architecture includes dedicated current-sense circuits for SWP (0.8–1 A limit) and SWN (1.8–2.2 A limit), separate soft-start sequences (8 ms staggered startup), CT-pin-adjustable VNEG transition time (via external capacitor), and latched short-circuit protection triggered by VPOS < 3.7 V or VNEG > –1 V for ≥3 ms during operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.9 V to 4.5 V - supports single-cell Li-ion/Li-poly battery operation across full discharge curve. |
| VPOS Output | Fixed 4.62 V ±0.8% - precision rail for AMOLED anode drive with excellent line/load regulation (0 %/V, 0 %/A). |
| VNEG Output Range | –2.2 V to –5.2 V (TPS65138A variant) - digitally programmable in 41 discrete steps via CTRL pin pulses; default = –4.9 V. |
| Output Current | 300 mA per rail - sufficient for mid-size AMOLED panels; SWP/SWN MOSFETs rated at 200 mΩ / 200 mΩ (rDS(on)). |
| Switching Frequency | 1.6 MHz (SWP & SWN) - enables compact 4.7 µH inductor and low-ESR ceramic capacitor design. |
| Protection Features | Thermal shutdown (145 °C, 10 °C hysteresis), short-circuit detection (3–8 ms response), UVLO (2.4 V rising), and latch-off recovery requiring VIN cycle or CTRL toggle. |
| Package | 10-pin VSON (DRC), 3 mm × 3 mm, 0.5 mm pitch - exposed thermal pad requires solder connection to PCB ground for thermal performance (θJA = 54.7 °C/W). |
Pinout & Package
TPS65138ADRCR uses a 10-pin VSON (DRC) package with 3 mm × 3 mm footprint, 0.5 mm pitch, and exposed thermal pad (connected to analog GND). Pin 1 index located at top-left corner (Q2 quadrant in tape); thermal pad must be soldered for thermal and mechanical reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVIN | Input supply for negative buck-boost stage | Separate input path for VNEG generation; decoupled with local 100 nF capacitor (C5). |
| SWN | Switch node of inverting buck-boost converter | Connects to L2 (4.7 µH) and OUTN; high dV/dt node requiring tight layout and ground return. |
| OUTN | Negative output terminal (VNEG) | Delivers programmable –2.2 V to –5.2 V; requires local 10 µF X7R ceramic (C1) and 100 nF (C5) at device pin. |
| CTRL | Dual-function enable & VNEG programming pin | Logic HIGH enables device and initiates VNEG default (–4.9 V); rising-edge counting sets DAC value (0–41 steps). |
| VL | Internal 5 V regulator output | Supplies gate drive and internal logic; bypassed with 100 nF (C4); not intended for external load. |
| GND | Analog ground reference | Reference for CTRL, CT, VL, and feedback networks; must be star-connected to minimize noise coupling. |
| CT | VNEG transition time control | External capacitor (e.g., 100 nF) sets RC time constant (~32.5 ms for 70% settling) between programmed VNEG levels. |
| OUTP | Positive output terminal (VPOS) | Fixed 4.62 V rail; requires local 10 µF X7R (C2) and 100 nF (C4); low-noise path critical for display uniformity. |
| PGND | Power ground for boost converter | Return path for SWP and L1 current; must be routed separately from analog GND and joined at single point near device. |
| SWP | Switch node of boost converter | Connects to L1 (4.7 µH) and OUTP; high-frequency switching node requiring minimized loop area and solid ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Dual regulated outputs | Simultaneous 4.62 V (±0.8%) and programmable –2.2 V to –5.2 V rails eliminate need for external charge pumps or discrete regulators. |
| Digital VNEG programming | 6-bit DAC interface via CTRL pin enables precise, noise-immune VNEG adjustment without I²C/SPI overhead or external DAC. |
| Staggered soft-start | Boost starts first; buck-boost activates 8 ms later - prevents input surge and ensures stable VPOS before VNEG ramp-up. |
| Short-circuit latch protection | Detects VPOS collapse (<3.7 V) or VNEG overvoltage (>–1 V) for ≥3 ms and latches off - prevents thermal runaway during panel faults. |
| Optimized thermal design | Exposed thermal pad + 3 mm × 3 mm QFN package achieves θJA = 54.7 °C/W - supports 300 mA continuous operation at +85 °C ambient. |
Applications
| Smartphone AMOLED Display Bias | Wearable OLED Power Management |
|---|---|
|
Use Scenario: Powering active-matrix OLED panels in LTE smartphones during RF transmit bursts causing input voltage sag. IC Role / Device Role / Timing Role: Dual-rail power supply generating stable VPOS/VNEG despite 2.9–4.5 V VIN variation; excellent line transient regulation avoids display flicker. Use Value: Eliminates need for external LDOs or discrete DC/DC stages; 0.8% VPOS accuracy ensures consistent pixel brightness across battery discharge. |
Use Scenario: Driving small-form-factor circular OLED displays in smartwatches with constrained board space and thermal envelope. IC Role / Device Role / Timing Role: Single-chip solution delivering both polarities from coin-cell or micro-battery; CT-pin adjustable VNEG slew rate prevents display artifacts during voltage transitions. Use Value: Reduces BOM count by 3+ components (charge pump, regulators, resistors); 3 mm × 3 mm footprint fits tight wearable layouts. |
| Portable Medical Display Module | Industrial Handheld HMI |
|
Use Scenario: Powering monochrome or color AMOLED screens in portable diagnostic devices requiring reliable operation across –40 °C to +85 °C. IC Role / Device Role / Timing Role: Temperature-stable dual-rail generator with thermal shutdown (145 °C) and UVLO (2.4 V) - ensures fail-safe behavior in uncontrolled environments. Use Value: Guaranteed 300 mA output current per rail at full temperature range; no derating needed up to +85 °C ambient. |
Use Scenario: Supplying ruggedized OLED interfaces in factory-floor HMIs subject to ESD and power rail disturbances. IC Role / Device Role / Timing Role: Integrated short-circuit protection and ±2 kV HBM ESD rating on all pins - sustains operation during accidental contact or cable disconnect events. Use Value: Eliminates need for external TVS diodes on VPOS/VNEG lines; latched fault mode prevents repeated cycling during sustained shorts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-rail AMOLED power supply applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65138DRCR | VNEG range extended to –2.2 V to –6.2 V; identical pinout, package, and timing interface. | Suitable where deeper negative bias (e.g., –6.2 V) is required for high-contrast OLED panels or legacy display designs. | Select TPS65138DRCR only if –6.2 V VNEG is explicitly needed; otherwise TPS65138ADRCR offers tighter –5.2 V range with same footprint and control logic. |
| TPS65132ARSLR | Single 3.3 V output (no VNEG); 2.7–5.5 V input; 1.2 A capability; 16-pin QFN; no digital programming. | Applicable only for positive-rail-only AMOLED systems or hybrid designs using external inverter; lacks integrated negative generation. | Choose only when VNEG is generated externally or not required; not a functional substitute for dual-rail operation. |
Compared with TPS65138DRCR, the TPS65138ADRCR provides a narrower but more thermally optimized VNEG range (–5.2 V vs –6.2 V), while TPS65132ARSLR omits negative output entirely - making TPS65138ADRCR the sole drop-in solution for space-constrained, digitally programmable dual-rail AMOLED bias in commercial handhelds.
Availability
TPS65138ADRCR is available at Aetrix Electronics and suitable for smartphone AMOLED display bias, wearable OLED power management, and industrial handheld HMI applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TPS65138ADRCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in display power solutions and high-reliability automotive/industrial products.
The TPS65138A product line delivers integrated dual-rail AMOLED power supplies optimized for battery-powered mobile devices - combining high efficiency, programmable flexibility, and robust protection in minimal footprint.
FAQ
What is the VNEG programming range for TPS65138ADRCR?
The TPS65138ADRCR supports a digitally programmable negative output voltage range of –2.2 V to –5.2 V in 41 discrete steps via CTRL pin pulse counting, with –4.9 V as the default value at power-up. This range is confirmed in TI's SLVSAV3C Rev C datasheet Table 4 and applies exclusively to the "A" variant (TPS65138A), distinguishing it from the base TPS65138 (–2.2 V to –6.2 V).
Does TPS65138ADRCR require external components for basic operation?
Yes, TPS65138ADRCR requires external components: two 4.7 µH inductors (L1, L2), five capacitors (C1–C5 including 10 µF and 100 nF ceramics), and optionally a CT capacitor for VNEG transition control. The bill of materials in TI's SLVSAV3C Rev C specifies Murata GRM21BR70J106KE76 (10 µF) and Coilcraft XFL4020-472M (4.7 µH) as validated parts - no internal compensation or power FETs are omitted.
How does the CTRL pin function in TPS65138ADRCR?
The CTRL pin on TPS65138ADRCR serves dual roles: enabling the device (HIGH = active, LOW = shutdown) and programming VNEG voltage via rising-edge counting (0–41 pulses). After power-up, it defaults to –4.9 V; each rising edge increments the 6-bit DAC. Timing parameters - tHIGH/tLOW (2–25 µs), tSTORE (30–80 µs), and tINIT (300–400 µs) - are specified in the Electrical Characteristics table and must be met for reliable programming.
What thermal performance can be expected from TPS65138ADRCR in a standard PCB layout?
With proper layout - including soldered exposed thermal pad, 2 oz copper, and 4 thermal vias - TPS65138ADRCR achieves θJA = 54.7 °C/W and supports 300 mA continuous output per rail at +85 °C ambient. Thermal shutdown triggers at 145 °C junction temperature with 10 °C hysteresis, and TI recommends minimum 100 mm² copper pour under the thermal pad per SLUA271 guidelines.
Is TPS65138ADRCR pin-compatible with TPS65138DRCR?
Yes, TPS65138ADRCR is fully pin-compatible with TPS65138DRCR: identical 10-pin VSON (DRC) package, matching pinout, footprint, and electrical interface. The only functional difference is VNEG programming range (–5.2 V max for TPS65138ADRCR vs –6.2 V for TPS65138DRCR); no PCB redesign is required when substituting between these variants.
TPS65138ADRCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Display Type:
- AMOLED
- Configuration:
- Display Matrix
- Interface:
- -
- Digits or Characters:
- -
- Current - Supply:
- 13 mA
- Voltage - Supply:
- 2.9V ~ 4.5V
- Operating Temperature:
- -40°C ~ 95°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS65138ADRCR FAQ
1.How can I place an order for TPS65138ADRCR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65138ADRCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65138ADRCR reliable?
The price and inventory of TPS65138ADRCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65138ADRCR is usually 5 days.
3.What payment methods are accepted for TPS65138ADRCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65138ADRCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65138ADRCR?
TPS65138ADRCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65138ADRCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65138ADRCR?
For technical support, including TPS65138ADRCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65138ADRCR requirements.
6.How does Aetrix verify that TPS65138ADRCR is sourced from the original manufacturer or authorized distributors?
All TPS65138ADRCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65138ADRCR meets industry standards.
7.What is the process for return or replacement of TPS65138ADRCR?
All TPS65138ADRCR units undergo pre-shipment inspection (PSI). If there is an issue with TPS65138ADRCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65138ADRCR part is unused and in its original packaging.
Return procedure for TPS65138ADRCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65138ADRCR Tags

-
PCA8561AHN/AY
NXP Semiconductors

-
SN74LS47N
Texas Instruments

-
PCF85176T/1Y
NXP Semiconductors

-
PCF85176H/1,518
NXP Semiconductors

-
BU9796AMUV-E2
Rohm Semiconductor

-
PCA85176H/Q900/1,5
NXP Semiconductors

-
PCF8537AH/1,518
NXP Semiconductors

-
LM3914VX/NOPB
Texas Instruments

-
PCF85134HL/1,118
NXP Semiconductors

-
AS1115-BSST
ams-OSRAM USA INC.

-
PCA8534AH/Q900/1,5
NXP Semiconductors

-
LM3914V/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

