My Inquiry
My Account
Texas Instruments TPS65193RGER
- Part No.:
- TPS65193RGER
- Manufacturer:
- Texas Instruments
- Category:
- Video Amps and Modules
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
TPS65193RGER.pdf
- Description:
- IC AMP TFT-LCD 24VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,245
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65193RGER from Texas Instruments is a dual high-voltage scan driver IC designed to drive amorphous-silicon-gate (ASG) circuits in TFT-LCD panels. It generates two independent high-voltage output pairs (CKV1/CKVB1 and CKV2/CKVB2), each swinging from –28 V (VOFF) to +35 V (VON), with logic-level inputs (CPV1, CPV2, STV), 24-pin 4-mm × 4-mm QFN package, and integrated charge-share functionality for power reduction.
For engineers reviewing the TPS65193RGER datasheet, TPS65193RGER pinout, TPS65193RGER application, or TPS65193RGER equivalent, key selection criteria include high-voltage swing range (–28 V to +35 V), dual-channel ASG timing control, charge-share resistor configuration (RCS1/RBCS1/RCS2/RBCS2), startup delay programmability via DLY pin, and VOFF discharge control via DISH input.
Technical Context
The TPS65193RGER implements two independent scan driver channels, each converting low-voltage CMOS inputs (CPVx, STV) into high-voltage rail-to-rail outputs (CKVx, CKVBx, STVP) referenced to separate VON (+35 V max) and VOFF (–28 V min) supplies. Its internal gate drivers support fast slew rates (up to 130 V/ms fall, 100 V/ms rise) into 4.7 nF capacitive loads typical of TFT glass.
Charge sharing is controlled via dedicated inputs (CKVCSx, CKVBCSx) and external resistors (RCSx, RBCSx), enabling energy recovery between positive and negative voltage rails. Startup sequencing is managed by EN and DLY pins, with a 2.9 V internal reference and 15 mA constant-current source setting delay time via external capacitor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VON Range | 15 V to 35 V - sets maximum positive output swing; must be ≥13 V to exit UVLO |
| VOFF Range | –28 V to –3 V - sets minimum negative output swing; absolute max –30 V |
| Output Voltage Swing | 60 V (VON–VOFF) - determines total dynamic range available for ASG gate driving |
| fCPV Input Frequency | Up to 150 kHz - defines maximum horizontal line rate support for high-resolution LCDs |
| Slew Rate (CKVx) | 70–130 V/ms (fall), 50–100 V/ms (rise) - ensures fast edge transitions into panel capacitance |
| Charge-Share RON | 120 Ω - limits peak current during inter-rail charge transfer, reducing power dissipation |
| Startup Delay Control | DLY pin accepts 15 mA constant-current charge to 2.9 V reference - enables precise power sequencing |
Pinout & Package
The TPS65193RGER uses a 24-pin VQFN (RGE) package with 4-mm × 4-mm footprint, 0.5-mm pitch, and exposed thermal pad soldered to PCB ground for thermal management. Pin 1 index is marked by top-side indentation near corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CKV1, CKV2 | High-voltage scan clock outputs | Drive ASG gate lines with rail-to-rail swing (VOFF to VON); require external RC filtering per layout guidelines |
| CKVB1, CKVB2 | Inverted high-voltage scan clock outputs | Complementary timing signals for staggered gate driving; matched propagation delay to CKVx |
| STVP | High-voltage start pulse output | Syncs frame start across panel; logic-controlled (STV input) with VON/VOFF referenced swing |
| CPV1, CPV2, STV | Logic-level timing inputs | Accept 0.5 V / 2 V TTL/CMOS thresholds; interface directly with T-CON without level shifting |
| DISH | VOFF discharge enable input | Triggers internal 1.5 kΩ switch to GND when voltage < –0.6 V - accelerates panel shutdown |
| DLY | Startup delay timing node | Charged by 15 mA current source to 2.9 V reference - sets power-on delay via external capacitor |
| EN | Global enable input | Active-high; device enters high-Z state when pulled low, forcing all outputs to follow VOFF |
| VON, VOFF | High-voltage supply rails | Must be bypassed with ≥1 µF low-ESR capacitors close to pins; VON UVLO threshold = 10 V |
| AGND | Analog ground reference | Separate from digital ground; connects to PCB ground plane under thermal pad for noise immunity |
| CKVCS1/2, CKVBCS1/2 | Charge-share control inputs | Enable bidirectional energy transfer between VON and VOFF rails via external RCS/RBCS resistors |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent scan drivers | Enables simultaneous control of two ASG gate banks - supports split-gate or dual-domain LCD architectures |
| Rail-to-rail output swing | –28 V to +35 V output range meets stringent TFT-LCD gate bias requirements for wide viewing angle panels |
| Integrated charge-share circuitry | Reduces average supply current by recycling charge between VON and VOFF rails - lowers thermal load on DC-DC converters |
| Programmable startup delay | DLY pin allows precise sequencing relative to system power rails - prevents latch-up during power ramp |
| VOFF active discharge | DISH input triggers fast VOFF collapse (<10 ms typical) - eliminates ghosting and improves panel turn-off response |
| UVLO with hysteresis | 10 V turn-on / 9.75 V turn-off threshold prevents oscillation during brownout conditions - ensures clean power-up |
Applications
| Large-Format Industrial HMI Displays | TFT-LCD Panels with Amorphous Silicon Gate |
|---|---|
Use Scenario: 10.4-inch to 21.5-inch industrial human-machine interface displays operating in extended temperature environments (–40°C to +85°C). IC Role / Device Role / Timing Role: TPS65193RGER serves as primary vertical-scan driver, generating synchronized CKV/CKVB waveforms to activate row electrodes on ASG-based TFT glass. Use Value: Delivers stable –28 V to +35 V swing at 120 kHz CPV frequency - ensures full pixel charging across wide temperature range without timing drift. | Use Scenario: High-resolution (1920×1080) TFT-LCD modules used in medical imaging equipment requiring flicker-free static image retention. IC Role / Device Role / Timing Role: TPS65193RGER drives dual ASG gate lines with precise STVP-aligned start pulses and matched CKVx/CKVBx propagation delays. Use Value: Charge-share function reduces VON supply current by ~35% versus non-sharing drivers - extends system thermal margin in sealed enclosures. |
| Automotive Infotainment Center Displays | Portable Diagnostic Monitors |
Use Scenario: AEC-Q200-compliant 12.3-inch digital instrument cluster display subjected to automotive power cycling and ESD stress. IC Role / Device Role / Timing Role: TPS65193RGER provides robust scan timing with DISH-controlled VOFF discharge - eliminates residual image after ignition-off events. Use Value: 2 kV HBM ESD rating and undervoltage lockout prevent false triggering during battery transients - ensures reliable cold-cranking operation. | Use Scenario: Battery-powered handheld ultrasound diagnostic monitors requiring ultra-low standby power and rapid wake-up. IC Role / Device Role / Timing Role: TPS65193RGER operates in low-quiescent mode (600 mA VON supply current) and supports immediate EN-triggered startup via DLY bypass. Use Value: Shutdown current of 520 mA into VON and 260 mA out of VOFF minimizes battery drain during sleep - extends operational runtime by >18%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage scan driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65195RGER | Single-channel version; identical VON/VOFF range, slew rates, and pin-compatible layout except missing CKV2/CKVB2 signals | Suitable only for smaller panels or single-bank ASG designs; lacks second channel and related pins (CKV2, CKVB2, CPV2) | Select when panel resolution requires only one scan bank - saves board area and BOM cost without sacrificing timing performance |
| BD8153FVM-CE2 | Higher VON max (40 V), lower VOFF min (–30 V); different pinout; no integrated charge share; requires external MOSFETs for discharge | Targeted at automotive-grade panels with stricter voltage margins; lacks DLY-programmable delay and DISH-controlled discharge | Choose for designs needing wider voltage headroom or AEC-Q100 qualification - but expect added external component count and layout complexity |
Compared with TPS65193RGER, TPS65195RGER offers identical per-channel performance in half the footprint but no dual-channel capability, while BD8153FVM-CE2 provides extended voltage range at the cost of integrated features and pin compatibility - making TPS65193RGER optimal for balanced dual-bank ASG systems.
Availability
TPS65193RGER is available at Aetrix Electronics and suitable for large-format industrial HMI displays, automotive infotainment center displays, and portable diagnostic monitors requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TPS65193RGER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability power management solutions for industrial, automotive, and consumer markets.
The TPS65193RGER belongs to TI's TFT-LCD power and timing IC portfolio, engineered specifically to replace discrete high-voltage level shifters and reduce system complexity in amorphous silicon gate driver applications.
FAQ
What is the absolute maximum VON and VOFF voltage rating for the TPS65193RGER?
The TPS65193RGER has an absolute maximum VON input voltage of +40 V and VOFF input voltage of –30 V, with a maximum VON–VOFF differential of 62 V. Exceeding these ratings may cause permanent damage. Recommended operating range is VON = 15 V to 35 V and VOFF = –28 V to –3 V per the datasheet's recommended conditions.
How does the charge-share function reduce power consumption in the TPS65193RGER?
The TPS65193RGER reduces power consumption by transferring stored charge from the VON rail to the VOFF rail during output transitions using internal switches controlled by CKVCSx/CKVBCSx inputs. With external RCSx/RBCSx resistors (typically 50 Ω), this recovers energy that would otherwise dissipate as heat - lowering average VON supply current by up to 35% compared to non-sharing drivers.
Can the TPS65193RGER operate with only one scan channel enabled?
Yes, the TPS65193RGER supports independent operation of either channel: leaving CPV2 unconnected and holding STV/CPV1 active enables only CKV1/CKVB1/STVP outputs, while CKV2/CKVB2 remain in high-impedance state. The device does not require both channels to be active simultaneously - simplifying design for asymmetric or single-bank panel layouts.
What is the purpose of the DISH pin on the TPS65193RGER, and how is it implemented?
The DISH pin on the TPS65193RGER controls active discharge of the VOFF rail during system power-down. When DISH voltage falls below –0.6 V (e.g., via coupling capacitor to falling logic rail), an internal 1.5 kΩ switch connects VOFF to GND - collapsing VOFF within milliseconds. This eliminates residual gate voltage and prevents image retention or ghosting on the LCD panel.
Is the TPS65193RGER pin-compatible with other devices in the TPS6519x family?
The TPS65193RGER shares the same 24-pin RGE package and core pinout (VON, VOFF, CKV1, CKVB1, STVP, CPV1, STV, EN, DLY, DISH, AGND) with TPS65195RGER, but differs in channel count: TPS65195RGER omits CKV2, CKVB2, CPV2, and associated charge-share pins (CKVCS2, CKVBCS2). Thus, it is not fully pin-compatible - PCB layout must account for unused pins in single-channel variants.
TPS65193RGER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 24-VFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- TFT-LCD Panels: Scan Driver
- Output Type:
- -
- Number of Circuits:
- 2
- -3db Bandwidth:
- -
- Slew Rate:
- 55V/µs
- Current - Supply:
- 600 µA
- Current - Output / Channel:
- -
- Voltage - Supply, Single/Dual (±):
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-VQFN (4x4)
TPS65193RGER FAQ
1.How can I place an order for TPS65193RGER through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65193RGER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65193RGER reliable?
The price and inventory of TPS65193RGER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65193RGER is usually 5 days.
3.What payment methods are accepted for TPS65193RGER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65193RGER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65193RGER?
TPS65193RGER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65193RGER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65193RGER?
For technical support, including TPS65193RGER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65193RGER requirements.
6.How does Aetrix verify that TPS65193RGER is sourced from the original manufacturer or authorized distributors?
All TPS65193RGER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65193RGER meets industry standards.
7.What is the process for return or replacement of TPS65193RGER?
All TPS65193RGER units undergo pre-shipment inspection (PSI). If there is an issue with TPS65193RGER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65193RGER part is unused and in its original packaging.
Return procedure for TPS65193RGER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65193RGER Tags
-
LT6552CS8#PBF
Analog Devices Inc.
-
LT6205IS5#TRPBF
Analog Devices Inc.
-
LT6206IMS8#TRPBF
Analog Devices Inc.
-
LT6552CDD#PBF
Analog Devices Inc.
-
LT6552IS8#PBF
Analog Devices Inc.
-
LT1252CS8#PBF
Analog Devices Inc.
-
AD818ARZ-REEL7
Analog Devices Inc.
-
MAX4310EUA+
Analog Devices Inc./Maxim Integrated
-
AD829ARZ
Analog Devices Inc.
-
AD810ARZ
Analog Devices Inc.
-
MAX4310ESA+
Analog Devices Inc./Maxim Integrated
-
MAX4313ESA+
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
