Texas Instruments TPS6521905RSMR
- Part No.:
- TPS6521905RSMR
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TPS6521905RSMR.pdf
- Description:
- TPS6521905RSMR
- Quantity:
- Payment:

- Shipping:

Inventory:1,485
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS6521905RSMR from Texas Instruments is a user-programmable Power Management IC (PMIC) integrating three synchronous step-down DC/DC converters (1×3.5A, 2×2A) and four LDOs (2×400mA, 2×300mA), operating from 2.5V–5.5V input. It supports dynamic voltage scaling, I²C-based power sequencing, and EEPROM configuration for industrial SoC power rails in AM62x/AM64x/AM243x-based systems.
For engineers reviewing the TPS6521905RSMR datasheet, TPS6521905RSMR pinout, TPS6521905RSMR application, or TPS6521905RSMR equivalent, key selection criteria include multi-rail sequencing capability, programmable buck/LDO output voltages (0.6V–3.4V and 1.2V–3.3V), low-quiescent-current PFM/PWM operation, and QFN-32 (4mm × 4mm) thermal performance across –40°C to +105°C.
Technical Context
The TPS6521905RSMR implements a triple-buck architecture with independent feedback loops (FB_B1/FB_B2/FB_B3), each supporting dynamic voltage scaling via I²C register writes. Its buck converters operate up to 2.3 MHz with quasi-fixed-frequency PWM/low-IQ PFM modes and require only 470 nH inductors and ≥10 µF output capacitance per rail.
Four LDOs are partitioned into two groups: LDO1/LDO2 accept 1.5V–5.5V input and deliver 0.6V–3.4V at 400 mA with bypass-mode and SD-card voltage-select functionality; LDO3/LDO4 accept 2.2V–5.5V input and deliver 1.2V–3.3V at 300 mA with configurable load-switch behavior. All regulators support EEPROM-programmed default voltages and sequencing states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5 V to 5.5 V on VSYS and all PVIN pins - supports single-supply industrial system architectures without pre-regulation. |
| Buck Output Current | 3.5 A (BUCK1), 2 A (BUCK2 & BUCK3) - enables direct powering of high-current SoC cores and I/O domains. |
| LDO Output Current | 400 mA (LDO1/LDO2), 300 mA (LDO3/LDO4) - sufficient for DDR termination, sensor interfaces, and auxiliary logic rails. |
| Output Voltage Range | 0.6 V–3.4 V (LDO1/LDO2/BUCKs), 1.2 V–3.3 V (LDO3/LDO4) - covers core, memory, and peripheral voltage requirements of modern industrial MPUs. |
| Operating Temperature | –40°C to +105°C ambient - qualified for extended-temperature industrial environments including PLCs and HVAC controllers. |
| I²C Interface | Standard, fast-mode, and fast-mode+ (1 MHz) - enables real-time voltage adjustment and fault monitoring without dedicated control lines. |
| Quiescent Current | 250 µA (ACTIVE, all rails on, no load) - minimizes standby power in always-on industrial edge nodes. |
Pinout & Package
TPS6521905RSMR uses a 32-pin QFN package (4.00 mm × 4.00 mm, RSM variant) with exposed thermal pad (PGND) for enhanced thermal dissipation. Pin assignment follows TI's standardized RSM footprint, compatible with automated assembly and thermal vias under the pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB_B1, FB_B2, FB_B3 | Feedback Inputs | Resistor-divider nodes for closed-loop regulation of each buck converter; connect directly to respective output filters. |
| LX_B1_1/LX_B1_2, LX_B2, LX_B3 | Switch Node Outputs | High-frequency switching terminals driving external inductors; require low-inductance layout and local ceramic decoupling. |
| PVIN_B1_1/PVIN_B1_2, PVIN_B2, PVIN_B3, PVIN_LDO1–PVIN_LDO34 | Power Inputs | Dedicated input pins per regulator domain; must be bypassed with ≥2.2 µF (LDOs) or ≥4.7 µF (bucks) ceramic capacitors referenced to AGND/PGND. |
| VLDO1–VLDO4, VDD1P8 | Regulated Outputs | Stable DC outputs; VLDO1/VLDO2 support SD-card I/O voltage selection via VSEL_SD; VDD1P8 supplies internal reference (1.8 V). |
| SCL/SDA, EN/PB/VSENSE, MODE/STBY, MODE/RESET, nINT, nRSTOUT | Control & Interface | I²C bus, multi-function GPIOs, interrupt/reset signaling, and push-button/power-fail sensing - enable full system-level power management without external logic. |
Key Features
| Feature | Design Value |
|---|---|
| User EEPROM programming | Non-volatile storage of default voltages, sequencing order, and fault thresholds - eliminates boot-time I²C initialization overhead. |
| Dynamic voltage scaling (DVS) | Real-time I²C-adjustable output voltages on all three bucks - supports adaptive power management for AM62x/AM64x CPU frequency scaling. |
| Multi-PMIC configuration support | Sync-capable GPIO and time-slot arbitration - enables coordinated sequencing across two TPS6521905 devices for >14-rail systems. |
| SD-card I/O voltage select (VSEL_SD) | Hardware-triggered 1.8 V ↔ register-configured VOUT transition on LDO1/LDO2 - meets JEDEC UHS-I voltage-switching timing requirements. |
| Low-IQ PFM + PWM hybrid mode | 250 µA ACTIVE current with automatic light-load PFM entry - extends battery life in portable industrial HMIs and data concentrators. |
Applications
| Industrial HMI Power | Programmable Logic Controller (PLC) |
|---|---|
Use Scenario: Powering ARM-based HMI SoCs (e.g., AM62x) with dual-display interfaces, touch controllers, and Ethernet PHYs. IC Role / Device Role / Timing Role: Central PMIC supplying core, memory, I/O, and peripheral rails with synchronized startup and DVS during UI rendering. Use Value: Single-chip solution reduces BOM count by replacing discrete DC/DC + LDO combinations while enabling firmware-controlled voltage optimization. |
Use Scenario: Providing isolated, sequenced power to FPGA, microcontroller, analog I/O, and fieldbus transceivers in modular PLC backplanes. IC Role / Device Role / Timing Role: Configurable power sequencer ensuring safe ramp-up/down of mixed-voltage domains during hot-swap and watchdog reset events. Use Value: EEPROM-stored sequencing eliminates external CPLD logic and guarantees deterministic power state transitions across temperature extremes. |
| Video Surveillance System | Smart Meter MCU Subsystem |
Use Scenario: Powering image signal processors, MIPI CSI-2 interfaces, and AI accelerator co-processors in IP cameras with thermal constraints. IC Role / Device Role / Timing Role: High-efficiency buck converters deliver 3.5 A and 2 A rails; LDOs supply noise-sensitive analog front-ends and clock buffers. Use Value: 470 nH inductor compatibility and low-output-ripple PFM mode minimize EMI in compact camera enclosures near RF modules. |
Use Scenario: Supplying metrology SoC, RTC, secure element, and LCD driver in battery-backed smart meters requiring ultra-low standby current. IC Role / Device Role / Timing Role: STBY mode with single-LDO active (105 µA) enables years-long battery life; I²C allows firmware updates to rail configurations. Use Value: Programmable UV/OVP thresholds and voltage monitors ensure compliance with ANSI C12.1 and IEC 62056 metering standards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS6521815RSLR | Single 3-A buck + 5 LDOs; no DVS; fixed factory-programmed voltages; smaller 24-pin QFN (4×4 mm). | Targeted at cost-sensitive, non-reconfigurable AM335x/AM437x designs where sequencing flexibility is not required. | Select when design prioritizes lower unit cost and simpler bring-up over runtime voltage adaptability. |
| TPS659424RGER | Quad 3-A bucks + 6 LDOs; ASIL-B ready; integrated fuel gauge; larger 48-pin QFN (7×7 mm); automotive AEC-Q100 Grade 2. | Designed for ADAS domain controllers and infotainment requiring functional safety and higher channel count. | Select for automotive-grade reliability and expanded rail count; not suitable for space-constrained industrial PCBs. |
Compared with TPS6521905RSMR, TPS6521815RSLR offers reduced feature set and fixed configuration for simplified deployment, while TPS659424RGER adds safety certification and scalability at the expense of size and industrial temperature range compliance.
Availability
TPS6521905RSMR is available at Aetrix Electronics and suitable for industrial HMI, PLC, video surveillance, and smart meter applications requiring stable component supply, long-term lifecycle support, and traceable sourcing for production programs.
Supply support for TPS6521905RSMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with decades of industrial-grade product validation.
The TPS6521905 belongs to TI's scalable, programmable PMIC family designed specifically for low-power industrial MPUs (AM62x/AM64x/AM243x), emphasizing EEPROM configurability, multi-rail sequencing, and extended temperature operation.
FAQ
What is the package type and thermal pad configuration of the TPS6521905RSMR?
The TPS6521905RSMR uses a 32-pin QFN package with 4.00 mm × 4.00 mm body size (RSM variant) and an exposed thermal pad (PGND). The pad must be connected to a continuous PCB ground plane using multiple thermal vias to achieve optimal thermal performance (RΘJB = 10.5 °C/W) and meet the –40°C to +105°C ambient specification. This configuration is distinct from the larger 5×5 mm RHB variant.
How does the TPS6521905RSMR support SD-card interface voltage switching?
The TPS6521905RSMR supports SD-card I/O voltage switching via the VSEL_SD function on pin 12 (VSEL_SD/VSEL_DDR). When configured as VSEL_SD, asserting this pin triggers a hardware-controlled transition between 1.8 V and the register-configured output voltage on LDO1 or LDO2 - meeting JEDEC UHS-I timing requirements without software intervention. This feature is confirmed in the device's pin function table and application diagrams.
Can the TPS6521905RSMR operate in multi-PMIC configurations, and how is synchronization achieved?
Yes, the TPS6521905RSMR supports multi-PMIC configurations for systems requiring more than 14 rails. Synchronization is achieved using the GPIO pin (pin 16) in synchronizing I/O mode, along with time-slot arbitration via the MODE/STBY and MODE/RESET pins. The datasheet confirms coordinated sequencing across two TPS6521905 devices, enabling deterministic power-up/down across complex industrial SoC platforms.
What are the absolute maximum ratings for input voltage on PVIN_B1 and VSYS pins?
The absolute maximum rating for VSYS is –0.3 V to 6 V. For PVIN_B1, PVIN_B2, and PVIN_B3, the absolute maximum is also –0.3 V to 6 V - but critically, these pins must not exceed VSYS by more than 200 mV. This constraint ensures safe operation of internal FETs and is explicitly defined in Section 5.1.3 of the TPS6521905 datasheet.
Does the TPS6521905RSMR support dynamic voltage scaling on all three buck converters?
Yes, the TPS6521905RSMR supports dynamic voltage scaling (DVS) on all three buck converters (BUCK1, BUCK2, BUCK3) via I²C register writes. Each buck's output voltage can be adjusted in real time in 25-mV steps (0.6 V–1.4 V) or 100-mV steps (1.4 V–3.4 V), enabling adaptive power management for CPU frequency scaling in AM62x/AM64x-based industrial applications.
TPS6521905RSMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (3), Linear (LDO) (4)
- Number of Outputs:
- 7
- Frequency - Switching:
- 2.3MHz
- Voltage/Current - Output 1:
- 0.6V ~ 3.4V, 3.5A
- Voltage/Current - Output 2:
- 0.6V ~ 3.4V, 2A
- Voltage/Current - Output 3:
- 0.6V ~ 3.4V, 2A
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (4x4)
TPS6521905RSMR FAQ
1.How can I place an order for TPS6521905RSMR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS6521905RSMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS6521905RSMR reliable?
The price and inventory of TPS6521905RSMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS6521905RSMR is usually 5 days.
3.What payment methods are accepted for TPS6521905RSMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS6521905RSMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS6521905RSMR?
TPS6521905RSMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS6521905RSMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS6521905RSMR?
For technical support, including TPS6521905RSMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS6521905RSMR requirements.
6.How does Aetrix verify that TPS6521905RSMR is sourced from the original manufacturer or authorized distributors?
All TPS6521905RSMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS6521905RSMR meets industry standards.
7.What is the process for return or replacement of TPS6521905RSMR?
All TPS6521905RSMR units undergo pre-shipment inspection (PSI). If there is an issue with TPS6521905RSMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS6521905RSMR part is unused and in its original packaging.
Return procedure for TPS6521905RSMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS6521905RSMR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
