Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

Texas Instruments TPS65233RTET

Name: TPS65233RTET
Brand: Texas Instruments
SKU: TPS65233RTET
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS65233RTET

Manufacturer:: Texas Instruments

Category:: Special Purpose Regulators

Package:: 16-WFQFN Exposed Pad

Datasheet:: TPS65233RTET.pdf

Description:: IC REG CONV SATELLIT 1OUT 16WQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:429

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS65233RTET from Texas Instruments is a monolithic LNB voltage regulator IC integrating a 528-kHz boost converter, low-dropout linear regulator, and DiSEqC 1.x-compliant 22-kHz tone generator for satellite receiver power delivery. It delivers regulated 13.4-V/18.6-V outputs with ±0.7% load regulation, 650-mA programmable current limit (±10%), and 0.8-V dropout at 500 mA - enabling direct powering of LNB down-converters in set-top boxes and multi-switch systems.

For engineers reviewing the TPS65233RTET datasheet, TPS65233RTET pinout, TPS65233RTET application, or TPS65233RTET equivalent, this device supports I2C-configurable voltage selection, four-tone-generation modes (external/internal + gating), real-time diagnostics (UVLO, OCP, OTP), and thermal-safe hiccup-mode protection - critical for robust satellite signal chain design.

Technical Context

The TPS65233RTET implements a fixed-frequency (528 kHz) boost converter with 120-mΩ internal MOSFET, feeding a precision linear regulator that maintains output accuracy while superimposing clean 22-kHz tone (20–24 kHz, 680-mVpp, 50% duty) onto VLNB even at zero load. Its dual-stage architecture enables DiSEqC 1.x compliance without external tone circuitry.

Control is implemented via dedicated logic pins (VCTRL, EXTM, EN/ADDR) and an I2C interface (400-kHz max, 7-bit address selectable via EN pin). Fault monitoring includes open-drain FAULT pin assertion on overcurrent (4-ms timeout), thermal shutdown (160°C trip), and UVLO (4.25-V rising threshold), all readable via I2C status registers.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	13.4 V / 18.6 V selectable via VCTRL pin; tight DC regulation (±0.3 V) ensures LNB compatibility across DiSEqC command states.
Max Output Current	650 mA (typical, ±10% accuracy); set by external resistor on ISEL pin - enables precise cable-loss compensation and multi-LNB load margining.
Boost Switching Freq	528 kHz (typical); fixed frequency minimizes EMI filtering complexity and allows compact 22-µH inductor selection.
Tone Frequency	22 kHz ±1 kHz; integrated generator produces distortion-free square wave (10-µs rise/fall) directly on VLNB - no external oscillator needed.
Dropout Voltage	0.8 V at 500 mA; low dropout preserves efficiency during 12-V bus operation and reduces thermal stress in linear stage.
I²C Interface	400-kHz Fast Mode; 7-bit address (0x60H/0x61H selected by EN/ADDR) supports system-level configuration and real-time fault readback.
Package	16-pin QFN (3 mm × 3 mm, RTE); exposed thermal pad enables ≤43.4°C/W θJA - critical for sustained 1-W dissipation in STB enclosures.

Pinout & Package

TPS65233RTET is housed in a 16-pin QFN package (RTE) with an exposed thermal pad requiring PCB soldering and thermal vias for optimal junction-to-board heat transfer (θJB = 15°C/W).

Pin/Terminal	Circuit Role	Design Meaning
LX	Boost switching node	Connects to inductor and catch diode; carries high dv/dt pulses - requires short, low-inductance layout to minimize EMI.
VIN	Input to linear regulator	Accepts 4.5–20 V; powers LDO stage and enables operation from 5-V or 12-V satellite receiver buses.
VCC	Internal bias supply	6.5-V rail for internal logic; requires 1-µF ceramic decoupling to ground - ties to VIN when input is 5 V.
AGND	Analog ground reference	Common return for sensitive analog blocks (tone generator, references); must be star-connected to PGND and thermal pad.
TCAP	Slew rate control	Capacitor sets 13↔18 V transition time (e.g., 5.6 nF → 0.33 ms); prevents boost instability during DiSEqC voltage switching.
ISEL	Current limit programming	Resistor sets OCP threshold (e.g., 200 kΩ → 650 mA); enables field-tunable protection without firmware changes.
EN/ADDR	Enable & I²C address select	Pull low to disable VLNB (output pulled to ground); logic level selects I²C address (0x60H or 0x61H) for multi-device bus.
FAULT	Open-drain fault indicator	Asserts low on OCP, OTP, or UVLO; requires external pull-up - enables host MCU interrupt-driven fault recovery.
SCL/VADJ	I²C clock / voltage adjust	When I²C unused, logic level sets nominal output (low = 13 V/18 V, high = 13.4 V/18.6 V) - simplifies non-I²C designs.
SDA	I²C bidirectional data	Supports standard/fast mode; reads diagnostics (PGOOD, temperature warning) and writes configuration (tone enable, VCTRL).
VCTRL	13/18 V selection control	Logic-high selects 18.6 V (LNB high-band), low selects 13.4 V (low-band); compatible with 3.3-V/5-V GPIOs.
EXTM	External tone modulation	Accepts 22-kHz square wave or logic-level gate signal - enables hybrid tone generation (internal generator + external gating).
VLNB	LNB power output	Main 13.4/18.6-V supply; integrates push-pull tone injection - delivers clean 22-kHz superimposed signal without external coupling components.
VCP	Charge pump output	~6.25 V gate drive for LDO NMOS; requires capacitor to BOOST - sustains linear regulator performance under varying load.
BOOST	Boost regulator output	Intermediate rail feeding LDO; connects to VCP capacitor and LX - forms core energy transfer path for high-efficiency conversion.
PGND	Power ground	High-current return for boost stage; must be low-impedance connection to thermal pad - separates noisy power paths from AGND.

Key Features

Feature	Design Value
DiSEqC 1.x Compliance	Fully integrated solution meets DiSEqC 1.0/1.1/1.2 timing, voltage, and tone requirements - eliminates need for discrete tone generators or level shifters.
Four-Tone Generation Modes	Supports external 22-kHz input, internal generator gated by EXTM/TGATE, or pure internal tone - provides flexibility for legacy and new satellite receiver architectures.
Dynamic Short-Circuit Protection	Hiccup-mode OCP (4-ms on, 128-ms off) prevents thermal runaway during LNB cable faults while maintaining system visibility via FAULT pin and I²C status.
Programmable Slew Rate	TCAP pin controls 13↔18 V transition time (0.33–10 ms range) - ensures stable boost response and avoids false band-switch detection at LNB.
Zero-Load Tone Integrity	Push-pull LDO output delivers undistorted 22-kHz tone even with no downstream LNB connected - guarantees DiSEqC command reliability in test/debug scenarios.
Dual Power Bus Support	Operates from 4.5–20 V input - supports both 5-V and 12-V satellite receiver main rails without external pre-regulation.

Applications

Set-Top Box Satellite Receiver	TV Satellite Receiver
Use Scenario: Integrated LNB power supply in consumer-grade DVB-S/S2 set-top boxes with DiSEqC-controlled multi-LNB arrays. IC Role / Device Role / Timing Role: Primary LNB voltage regulator and DiSEqC tone source; manages 13.4/18.6-V switching and 22-kHz superposition per channel selection. Use Value: Reduces BOM count by 7+ discrete components (boost inductor, LDO, tone oscillator, protection FETs) while meeting ETSI EN 300 468 timing specs.	Use Scenario: Embedded satellite tuner module in smart TVs requiring compact, thermally efficient LNB power with minimal PCB area. IC Role / Device Role / Timing Role: Monolithic LNB supply with I²C configurability; handles voltage selection, tone generation, and fault reporting via shared system bus. Use Value: Enables single-chip LNB power for space-constrained TV tuner designs - 3×3-mm QFN footprint saves >25 mm² vs. discrete solutions.
PC Card Satellite Receiver	Multi-Switch Distribution System
Use Scenario: Portable satellite reception via PCIe/USB satellite adapter cards where low quiescent current and compact size are critical. IC Role / Device Role / Timing Role: LNB power manager with dedicated EN/ADDR pin for hardware-enable control and I²C address selection in multi-card systems. Use Value: 23-mA quiescent current (I_DDQ) extends battery life in portable receivers; 16-pin QFN simplifies card-edge routing.	Use Scenario: Centralized LNB power unit in residential multi-switch installations serving 4–16 satellite outlets. IC Role / Device Role / Timing Role: High-reliability LNB regulator with cable disconnect diagnostics and thermal shutdown - prevents cascade failures across distribution network. Use Value: Built-in cable disconnect detection and hiccup-mode OCP reduce field service calls by identifying open-circuit or short-circuit faults before LNB damage occurs.

Set-Top Box Satellite Receiver

TV Satellite Receiver

Use Scenario: Integrated LNB power supply in consumer-grade DVB-S/S2 set-top boxes with DiSEqC-controlled multi-LNB arrays.

IC Role / Device Role / Timing Role: Primary LNB voltage regulator and DiSEqC tone source; manages 13.4/18.6-V switching and 22-kHz superposition per channel selection.

Use Value: Reduces BOM count by 7+ discrete components (boost inductor, LDO, tone oscillator, protection FETs) while meeting ETSI EN 300 468 timing specs.

Use Scenario: Embedded satellite tuner module in smart TVs requiring compact, thermally efficient LNB power with minimal PCB area.

IC Role / Device Role / Timing Role: Monolithic LNB supply with I²C configurability; handles voltage selection, tone generation, and fault reporting via shared system bus.

Use Value: Enables single-chip LNB power for space-constrained TV tuner designs - 3×3-mm QFN footprint saves >25 mm² vs. discrete solutions.

PC Card Satellite Receiver

Multi-Switch Distribution System

Use Scenario: Portable satellite reception via PCIe/USB satellite adapter cards where low quiescent current and compact size are critical.

IC Role / Device Role / Timing Role: LNB power manager with dedicated EN/ADDR pin for hardware-enable control and I²C address selection in multi-card systems.

Use Value: 23-mA quiescent current (I_DDQ) extends battery life in portable receivers; 16-pin QFN simplifies card-edge routing.

Use Scenario: Centralized LNB power unit in residential multi-switch installations serving 4–16 satellite outlets.

IC Role / Device Role / Timing Role: High-reliability LNB regulator with cable disconnect diagnostics and thermal shutdown - prevents cascade failures across distribution network.

Use Value: Built-in cable disconnect detection and hiccup-mode OCP reduce field service calls by identifying open-circuit or short-circuit faults before LNB damage occurs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LNB power management applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX2100	Fixed 13/18-V outputs only; no I²C interface; 500-mA current limit; requires external 22-kHz oscillator.	Lacks DiSEqC 1.x tone generation and real-time diagnostics - suitable only for basic analog satellite receivers without firmware control.	Choose MAX2100 for cost-sensitive, non-DiSEqC designs where I²C configurability and integrated tone are unnecessary.
SP2100	Supports 13/18-V selection and 22-kHz tone but uses SPI interface; 700-mA current limit; no TCAP slew control.	No programmable transition timing - may cause DiSEqC timing violations in fast-switching multi-LNB systems.	Prefer SP2100 only when SPI is already used in host system and precise 13↔18 V slew control is not required.

Compared with MAX2100 and SP2100, TPS65233RTET uniquely combines I²C configurability, integrated DiSEqC-compliant tone generation, programmable slew rate (TCAP), and hiccup-mode OCP - making it the only option supporting full DiSEqC 1.x compliance with zero external tone components and real-time fault visibility.

Availability

TPS65233RTET is available at Aetrix Electronics and suitable for satellite receiver design, DiSEqC-compliant LNB power systems, and multi-switch distribution equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for TPS65233RTET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in satellite communications infrastructure.

The TPS65233RTET belongs to TI's LNB power management product line, engineered specifically for DiSEqC 1.x-compliant satellite receiver systems - delivering integrated voltage regulation, tone generation, and protection in a thermally optimized QFN package.

FAQ

What is the maximum output current capability of the TPS65233RTET?

The TPS65233RTET delivers up to 650 mA at the VLNB output with ±10% accuracy, programmable via an external resistor on the ISEL pin. This current limit is enforced by the integrated linear regulator and remains stable across –40°C to 85°C ambient temperature, ensuring reliable LNB powering under varying cable lengths and environmental conditions. The TPS65233RTET also features secondary peak-current limiting (3.2 A) on the boost switch for added robustness.

How does the TPS65233RTET generate the 22-kHz DiSEqC tone signal?

The TPS65233RTET integrates a dedicated 22-kHz tone generator that produces a clean, low-distortion square wave (20–24 kHz, 680-mVpp, 50% duty) directly superimposed on the VLNB output - even at zero load. It supports four modes: external 22-kHz input on EXTM, internal tone gated by EXTM or TGATE, or standalone internal tone. No external oscillator or coupling components are required, ensuring full DiSEqC 1.x compliance.

Can the TPS65233RTET operate from a 5-V input supply?

Yes, the TPS65233RTET supports input voltages from 4.5 V to 20 V, making it fully compatible with 5-V satellite receiver power buses. When VIN = 5 V, the VCC pin must be connected to VIN to ensure proper internal biasing. Efficiency remains high (≥88% at 500 mA, VLNB = 13.4 V), and all functions - including boost regulation, tone generation, and I²C communication - operate normally across the full input range.

What thermal management provisions does the TPS65233RTET require?

The TPS65233RTET uses a 16-pin QFN package (RTE) with an exposed thermal pad that must be soldered to the PCB and connected via ≥4 thermal vias to an internal ground plane. This achieves a junction-to-board thermal resistance (θJB) of 15°C/W, critical for dissipating up to 1 W under full load. Without proper thermal pad connection, junction temperature can exceed 125°C, triggering thermal shutdown at 160°C.

How is I²C address selection implemented on the TPS65233RTET?

The TPS65233RTET supports two I²C slave addresses (0x60H and 0x61H) selected by the logic level on the EN/ADDR pin: grounding the pin sets address 0x60H, while pulling it high sets 0x61H. This enables multiple TPS65233RTET devices on the same I²C bus - essential for multi-tuner or multi-output satellite receiver systems. The I²C interface operates up to 400 kHz in Fast Mode and retains register contents above 4.5 V.

TPS65233RTET Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 16-WFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Applications:: Converter, Satellite Set-Top Box Designs

Voltage - Input:: 4.5V ~ 20V

Number of Outputs:: 1

Voltage - Output:: 13.4V, 18.6V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-WQFN (3x3)

TPS65233RTET FAQ

1.How can I place an order for TPS65233RTET through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS65233RTET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS65233RTET reliable?

The price and inventory of TPS65233RTET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65233RTET is usually 5 days.

3.What payment methods are accepted for TPS65233RTET?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65233RTET transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS65233RTET?

TPS65233RTET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS65233RTET order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS65233RTET?

For technical support, including TPS65233RTET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65233RTET requirements.

6.How does Aetrix verify that TPS65233RTET is sourced from the original manufacturer or authorized distributors?

All TPS65233RTET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65233RTET meets industry standards.

7.What is the process for return or replacement of TPS65233RTET?

All TPS65233RTET units undergo pre-shipment inspection (PSI). If there is an issue with TPS65233RTET, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS65233RTET part is unused and in its original packaging.

Return procedure for TPS65233RTET:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…