Texas Instruments TPS65250RHAT
- Part No.:
- TPS65250RHAT
- Manufacturer:
- Texas Instruments
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
TPS65250RHAT.pdf
- Description:
- IC REG BCK ADJ 3A/2A TRPL 40VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:248
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65250RHAT from Texas Instruments is a triple-output synchronous buck converter IC with integrated high-side/low-side FETs, designed for xDSL/xPON modems and home gateways. It delivers 3 A (Buck 1), 2 A (Buck 2), and 2 A (Buck 3) across a 4.5–18 V input range, features 0.8 V ±1% reference accuracy, adjustable 300 kHz–2.2 MHz switching frequency, and on-chip dying gasp storage/release circuitry supporting 10.5 V release voltage and 20 V storage.
For engineers reviewing the TPS65250RHAT datasheet, TPS65250RHAT pinout, TPS65250RHAT application, or TPS65250RHAT equivalent, this device is selected for high-current, multi-rail power management in broadband access equipment requiring sequenced startup, soft-start control, current-limit tuning via external resistors, and robust input voltage sag response during dying gasp events.
Technical Context
The TPS65250RHAT integrates three current-mode controlled buck regulators with independent enable, soft-start, compensation, and current-limit pins. Buck 1 operates at up to 3.5 A peak with 95 mΩ/50 mΩ RDS(on), while Bucks 2 and 3 operate in-phase and 180° out-of-phase with Buck 1 to minimize input ripple. Each regulator supports external resistor-set switching frequency (ROSC) or synchronization (SYNC) with deglitching and blanking after PGOOD assertion.
Its dedicated dying gasp circuit includes STRG, BSTDG, VINDG, LDODG, and GASP terminals - enabling controlled precharge of an external storage capacitor to 20 V, followed by regulated dump into VIN when input drops below 10.5 V. The low-power mode (LOW_P) reduces quiescent current from 20 mA to 1.5 mA, and internal supervisor monitors all three outputs to assert open-drain PGOOD after sequencing and timeout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 18 V - supports universal AC/DC adapters and 5/9/12/15 V systems without external LDO pre-regulation. |
| Output Current Capability | Buck 1: 3 A continuous / 3.5 A peak; Bucks 2 & 3: 2 A continuous / 2.5 A peak - enables single-chip power for CPU core, I/O, and line driver rails. |
| Feedback Reference | 0.8 V ±1% at TJ = 25°C - allows precise output setting from 0.8 V to VIN − 1 V using standard resistor dividers. |
| Switching Frequency | 300 kHz to 2.2 MHz - set via ROSC resistor or synchronized externally; enables optimization of efficiency vs. size for 4.7 µH inductors. |
| Dying Gasp Release Voltage | 10.5 V ±5% - triggers charge transfer from storage capacitor to maintain system operation during brownout, reducing required bulk capacitance. |
| Thermal Shutdown | 160°C trip with 20°C hysteresis - protects against sustained overload or poor PCB thermal design in compact QFN packages. |
| Quiescent Current (Low Power) | 1.5 mA at 12 V - extends standby time in always-on gateway applications without disabling regulation. |
Pinout & Package
TPS65250RHAT is housed in a thermally enhanced 40-pin QFN package (RHA), 6 mm × 6 mm, with exposed power pad soldered to PCB ground for optimal thermal dissipation (θJA = 30°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN1, EN2, EN3 | Independent enable inputs | Support delayed start-up sequencing; internal weak pull-up to V3V enables automatic startup if left floating. |
| SS1, SS2, SS3 | Soft-start timing inputs | Accept ceramic capacitors to set ramp time; ISS = 5 µA current source enables predictable voltage rise. |
| RLIM1, RLIM2, RLIM3 | Peak current limit programming | Resistor-to-ground sets ILIM: Buck 1 (1–4 A), Bucks 2/3 (1–3 A) - matches inductor saturation current. |
| STRG, VINDG, LDODG, GASP | Dying gasp interface | STRG connects to storage cap; VINDG senses input; LDODG supplies 18-V pump/dump rail; GASP signals active dump (open-drain, active-low). |
| LX1/LX2/LX3 (dual pins each) | Power switch nodes | High-current switching outputs; dual pins per LX reduce trace inductance and improve thermal conduction. |
| PGOOD | System power-good indicator | Open-drain output asserted after all rails are in regulation, sequencing complete, and reset timeout expires (active-high default). |
Key Features
| Feature | Design Value |
|---|---|
| Triple synchronous buck with integrated FETs | Eliminates 6 external MOSFETs and drivers - reduces BOM count, layout area, and thermal complexity in multi-rail designs. |
| Out-of-phase Buck 2/3 relative to Buck 1 | Reduces RMS input ripple current by ~30%, allowing smaller input bulk capacitors and lower EMI filter cost. |
| On-chip dying gasp storage/release | Reduces required storage capacitance by >50% versus discrete solutions - leverages ½CV² energy scaling with 20 V target. |
| Adjustable current limit per channel | Enables optimal inductor selection: match ILIM to inductor saturation current rather than overdesign for worst-case peak. |
| Low-power mode (LOW_P) | Cuts quiescent draw from 20 mA to 1.5 mA - critical for energy-efficient always-on residential gateways meeting EU ErP Lot 6. |
Applications
| xDSL/xPON Modems | Cable Modems |
|---|---|
Use Scenario: Powering ADSL2+ line card with separate 3.3 V (CPU), 2.5 V (PHY), and 7.5 V (line driver) rails under 12 V adapter input. IC Role / Device Role / Timing Role: Primary multi-rail PMIC managing sequencing, soft-start, and dying gasp hold-up during AC loss. Use Value: Integrated storage/release circuit sustains operation >100 ms at full load during brownout - meets ITU-T G.9960 requirements without external backup caps. |
Use Scenario: Providing regulated 3.3 V, 2.5 V, and 7.5 V rails in DOCSIS 3.1 cable modem with 12 V wall adapter. IC Role / Device Role / Timing Role: Central power controller coordinating rail enable timing, current limiting, and low-power sleep entry/exit. Use Value: Independent EN/SS pins allow precise sequencing to meet SoC power-up requirements; LOW_P mode cuts standby power by 92.5%. |
| Home Gateway Systems | Wireless Routers |
Use Scenario: Delivering 3.3 V (processor), 2.5 V (memory/I/O), and 7.5 V (RF front-end) from 12 V input in dual-band Wi-Fi 6 gateway. IC Role / Device Role / Timing Role: High-efficiency triple-buck regulator with dying gasp support for uninterrupted VoIP/firmware update during power interruption. Use Value: GASP pin signals host processor to initiate graceful shutdown or save state before final power loss - improves system reliability. |
Use Scenario: Powering 3.3 V SoC core, 2.5 V PHY, and 7.5 V PA bias in 802.11ax router with thermal constraints in compact enclosure. IC Role / Device Role / Timing Role: Thermally optimized QFN PMIC delivering 3 A + 2 A + 2 A with integrated thermal shutdown and input UVLO. Use Value: Exposed thermal pad and 30°C/W θJA enable stable 125°C junction operation without heatsink - simplifies mechanical design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-buck PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65261RHAR | Higher input range (4.5–28 V); no integrated dying gasp circuit; fixed 1.2-MHz switching; only two bucks (3 A + 2 A) + LDO. | Suitable for industrial 24-V systems without brownout hold-up requirement; lacks STRG/GASP/VDG pins and storage control logic. | Select when input exceeds 18 V or dying gasp is unnecessary; verify sequencing flexibility with fewer enable/soft-start pins. |
| RTQ2132B-QA | Automotive-grade (AEC-Q100); 3.5–28 V input; triple buck (3 A/2 A/2 A); no dying gasp; includes watchdog timer and fault reporting. | Targeted at automotive telematics gateways; adds safety features (reset timeout, fault flags) but omits pump-and-dump architecture. | Choose for automotive qualification needs; not drop-in due to different pinout, no GASP/STRG support, and higher minimum input. |
Compared with TPS65250RHAT, TPS65261RHAR offers extended input voltage but removes dying gasp functionality and reduces channel count, while RTQ2132B-QA adds functional safety features at the cost of missing the core storage/release circuit - making TPS65250RHAT uniquely suited for broadband access equipment with strict brownout hold-up requirements.
Availability
TPS65250RHAT is available at Aetrix Electronics and suitable for xDSL modems, home gateways, and wireless routers requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS65250RHAT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design and manufacturing.
The TPS65250RHAT belongs to TI's broadband power management product line, engineered specifically for multi-rail, high-reliability power delivery in DSL, PON, and cable access infrastructure where dying gasp compliance and thermal efficiency are critical.
FAQ
What is the maximum storage voltage supported by the dying gasp circuit in TPS65250RHAT?
The TPS65250RHAT dying gasp circuit supports a maximum storage voltage of 20.1 V ±5%, limited by internal clamping and specified as VSTORAGE in the datasheet. This value is derived from the 2×VIN − 1.5 V constraint, allowing safe operation up to 20 V when powered from a 12 V input. Exceeding this voltage risks damage to the STRG terminal, which has an absolute maximum rating of 30 V but is not intended for continuous operation above 20.1 V.
Does TPS65250RHAT support pin-to-pin replacement with other TI PMICs like TPS65261?
No, TPS65250RHAT does not support pin-to-pin replacement with TPS65261 or other TI PMICs. Its 40-pin RHA package includes unique terminals - STRG, VINDG, LDODG, GASP, and BSTDG - absent in TPS65261. Pin functions, counts, and spacing differ significantly; for example, TPS65261 uses a 32-pin VQFN package and lacks dying gasp control logic entirely. Board redesign is required for substitution.
How is the switching frequency set on TPS65250RHAT, and what resistor value yields 1.14 MHz?
The TPS65250RHAT switching frequency is set via an external resistor (ROSC) from pin 6 to GND. Per Figure 30 in the datasheet, a 118-kΩ resistor sets fSW ≈ 1.14 MHz. The relationship follows fOSC(kHz) = 174 × ROSC(kΩ)−1.122. For synchronization, the SYNC pin accepts external clocks from 0.2–2.2 MHz; when unused, it must be tied to GND to avoid noise coupling.
What is the purpose of the GASP pin on TPS65250RHAT, and how is it used?
The GASP pin on TPS65250RHAT is an open-drain output that asserts low during the dying gasp dump phase, signaling the host processor that input voltage has dropped below 10.5 V and stored energy is being transferred to VIN. It enables firmware to initiate graceful shutdown, save state, or reduce load before final power loss. The signal remains active until VIN recovers above the release threshold or the storage capacitor depletes.
Can TPS65250RHAT operate with all three bucks enabled simultaneously at full rated current?
Yes, TPS65250RHAT is rated for simultaneous operation: Buck 1 at 3 A, Buck 2 at 2 A, and Buck 3 at 2 A, provided thermal design supports the total power dissipation. At 12 V input and typical efficiencies (~88% for Buck 1, ~85% for Bucks 2/3), total power loss exceeds 2.5 W. The RHA package requires adequate copper area and thermal vias under the exposed pad to maintain TJ ≤ 125°C in continuous operation.
TPS65250RHAT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 3
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 17.1V
- Current - Output:
- 3A, 2A
- Frequency - Switching:
- 300kHz ~ 2.2MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-VQFN (6x6)
TPS65250RHAT FAQ
1.How can I place an order for TPS65250RHAT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65250RHAT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65250RHAT reliable?
The price and inventory of TPS65250RHAT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65250RHAT is usually 5 days.
3.What payment methods are accepted for TPS65250RHAT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65250RHAT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65250RHAT?
TPS65250RHAT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65250RHAT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65250RHAT?
For technical support, including TPS65250RHAT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65250RHAT requirements.
6.How does Aetrix verify that TPS65250RHAT is sourced from the original manufacturer or authorized distributors?
All TPS65250RHAT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65250RHAT meets industry standards.
7.What is the process for return or replacement of TPS65250RHAT?
All TPS65250RHAT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65250RHAT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65250RHAT part is unused and in its original packaging.
Return procedure for TPS65250RHAT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65250RHAT Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

