Texas Instruments TPS65251-2RHAR
- Part No.:
- TPS65251-2RHAR
- Manufacturer:
- Texas Instruments
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
TPS65251-2RHAR.pdf
- Description:
- IC REG BCK ADJ 3A/2A TRPL 40VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,644
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65251-2RHAR from Texas Instruments is a triple-output synchronous buck converter IC for multi-rail power management in 4.5–18 V input systems. It integrates three high-current DC/DC converters (3 A on Buck 1, 2 A on Buck 2 and Buck 3), supports adjustable switching frequency (300 kHz–2.2 MHz), features independent enable/soft-start/current-limit pins per channel, and delivers regulated outputs from 0.8 V to VIN−1 V - used in automotive infotainment and set-top box power trees.
For engineers reviewing the TPS65251-2RHAR datasheet, TPS65251-2RHAR pinout, TPS65251-2RHAR application, or TPS65251-2RHAR equivalent, key selection criteria include per-channel current capability (3 A/2 A/2 A), 180° out-of-phase Buck 1 vs Buck 2/3 operation to reduce input ripple, factory-programmed 32-ms PGOOD reset timing, and VQFN-40 (6 mm × 6 mm) thermal performance with RθJA = 32.7°C/W.
Technical Context
The TPS65251-2RHAR implements peak current-mode control with internal slope compensation across all three buck stages, enabling stable loop response with simple RC compensation networks on COMP pins. Each channel uses integrated high-side (95 mΩ Buck 1; 120 mΩ Buck 2/3) and low-side (50 mΩ Buck 1; 80 mΩ Buck 2/3) MOSFETs, eliminating external switch requirements.
It supports dual operating modes: forced PWM for consistent EMI profile and automatic PFM/PWM transition (via LOW_P pin) for light-load efficiency optimization. Input ripple is minimized by fixed 180° phase shift between Buck 1 and Buck 2, while Buck 2 and Buck 3 operate in-phase - a topology confirmed in the functional block diagram and timing analysis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input voltage range | 4.5 V to 18 V - supports 5 V, 9 V, 12 V, and 15 V system rails without external pre-regulation. |
| Buck 1 continuous output current | 3 A - sufficient for main SoC core or GPU rail in DTV and car audio applications. |
| Buck 2 & 3 continuous output current | 2 A each - suitable for memory, I/O, or peripheral rails requiring independent sequencing. |
| Switching frequency range | 300 kHz to 2.2 MHz - adjustable via ROSC resistor; enables trade-off between inductor size and efficiency. |
| PGOOD reset time | 32 ms - factory-set for TPS65251-2 variant; determines system power-up sequencing window. |
| Thermal resistance (RθJA) | 32.7°C/W - measured in standard JEDEC 2-layer board; defines maximum power dissipation before thermal shutdown at 160°C. |
| Output voltage range | 0.8 V to VIN − 1 V - supports sub-1 V logic rails and higher analog/peripheral voltages using external resistor dividers. |
Pinout & Package
VQFN-40 (RHA) package, 6.00 mm × 6.00 mm body, exposed thermal pad connected to GND. Pin pitch: 0.5 mm. RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN1, EN2, EN3 | Independent enable inputs | Each controls startup timing; weak internal 1-µA pull-up to V3V allows auto-enable if left floating. |
| SS1, SS2, SS3 | Soft-start charge nodes | 5 µA internal current source charges external capacitor; 4.7 nF yields ~1 ms soft-start per channel. |
| RLIM1, RLIM2, RLIM3 | Current limit programming inputs | Resistor-to-GND sets peak inductor current: Buck 1 up to 3.5 A, Buck 2/3 up to 2.5 A. |
| FB1, FB2, FB3 | Feedback reference inputs | 0.8 V internal reference; external resistor divider sets output voltage with ±2% regulation tolerance. |
| SYNC | External clock synchronization input | Accepts 0.2–2.2 MHz square wave; ignored during startup; requires PGOOD assertion before sync lock. |
| PGOOD | Open-drain power-good indicator | Active-high signal asserted after all outputs reach ≥90% of target and 32-ms reset timer expires. |
| LX1, LX2, LX3 | Switch node outputs | Connect to external inductors; rated for −3 V to 23 V transient withstand (10 ns). |
| BST1, BST2, BST3 | Bootstrap supply inputs | Require 47-nF ceramic capacitor to LX pin to drive high-side FET gate above input rail. |
Key Features
| Feature | Design Value |
|---|---|
| Per-channel enable and soft-start | Enables precise power sequencing in multi-rail systems - e.g., delay Buck 2 until Buck 1 stabilizes. |
| 180° out-of-phase Buck 1/Buck 2 operation | Reduces RMS input ripple current by ~30%, allowing smaller input capacitors and lower EMI filter cost. |
| Adjustable current limit (RLIM pins) | Allows optimization of inductor size and saturation margin - e.g., 1.2–4.1 A range for Buck 2/3 supports 2.2 µH–4.7 µH selections. |
| Integrated LDOs (V3V, V7V) | 3.3 V / 6.25 V internal supplies power control logic and enable circuitry; support standby mode with buck converters disabled. |
| PFM/PWM auto-transition (LOW_P pin) | Improves light-load efficiency below ~300 mA while maintaining <2% output ripple - critical for always-on subsystems. |
Applications
| Set-Top Box Power Management | Automotive Infotainment System |
|---|---|
Use Scenario: Powers SoC core (1.2 V), DDR memory (1.8 V), and video processing ASIC (3.3 V) from 12 V vehicle battery. IC Role / Device Role / Timing Role: Triple-buck PMIC providing independent, sequenced, and ripple-optimized rails with 32-ms PGOOD assertion for MCU boot coordination. Use Value: Eliminates need for three discrete regulators; 180° phase shift cuts input capacitance by 40% versus in-phase design. | Use Scenario: Supplies head unit display controller, audio codec, and touch interface from 9–16 V automotive supply with cold-crank tolerance. IC Role / Device Role / Timing Role: Primary power manager with programmable soft-start per rail and thermal shutdown (160°C trip) for under-hood reliability. Use Value: Integrated current limiting avoids external sense resistors; VQFN-40 package meets AEC-Q200 thermal cycling requirements. |
| Blu-ray Disc Player | Digital Video Recorder (DVR) |
Use Scenario: Generates 1.2 V (laser driver), 1.8 V (video decoder), and 3.3 V (HDMI PHY) from 12 V wall adapter. IC Role / Device Role / Timing Role: High-efficiency synchronous buck controller with PFM mode enabling <1 mA quiescent current in standby. Use Value: Automatic PFM/PWM transition maintains <2% output ripple at 50 mA load - preserves signal integrity for high-speed interfaces. | Use Scenario: Delivers 1.1 V (SoC), 1.5 V (DDR2), and 5 V (USB peripherals) in compact DVR enclosure with limited airflow. IC Role / Device Role / Timing Role: Thermally optimized PMIC with RθJA = 32.7°C/W and junction monitoring; triggers hiccup mode on sustained overcurrent. Use Value: Dedicated RLIM pins allow per-rail current limiting - prevents single-point failure from affecting all outputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-buck power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65251-1RHAR | Same pinout and electrical specs; differs only in PGOOD reset time (1000 ms vs 32 ms). | Suitable for systems requiring longer power-good assertion window before host processor release. | Select when firmware boot sequence needs >1 s stabilization before execution begins. |
| TPS65251-3RHAR | Same pinout and electrical specs; differs only in PGOOD reset time (256 ms vs 32 ms). | Preferred for mid-latency applications like media processors where 256 ms balances safety and responsiveness. | Choose when system-level reset timing falls between TPS65251-1 and TPS65251-2 requirements. |
Compared with TPS65251-1RHAR and TPS65251-3RHAR, the TPS65251-2RHAR provides the shortest factory-programmed PGOOD reset interval (32 ms), enabling faster system boot in latency-sensitive consumer electronics while retaining identical thermal, electrical, and layout compatibility.
Availability
TPS65251-2RHAR is available at Aetrix Electronics and suitable for set-top boxes, automotive infotainment systems, and digital video recorders requiring stable component supply, long-term lifecycle support, and production-grade thermal validation.
Supply support for TPS65251-2RHAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 50 years of innovation in high-reliability power conversion solutions.
The TPS65251-x family is designed for multi-rail consumer and automotive power management, integrating three high-current synchronous buck converters with independent control, sequencing, and thermal protection in a compact VQFN package.
FAQ
What is the factory-programmed PGOOD reset time for TPS65251-2RHAR?
The TPS65251-2RHAR has a factory-programmed PGOOD reset time of 32 ms - distinct from TPS65251-1RHAR (1000 ms) and TPS65251-3RHAR (256 ms). This value is fixed and non-adjustable; it defines the minimum duration after all three buck outputs reach ≥90% regulation before the open-drain PGOOD pin is pulled high. The TPS65251-2RHAR uses this timing to coordinate fast-boot sequences in consumer electronics.
How does the 180° out-of-phase operation between Buck 1 and Buck 2 reduce input ripple in TPS65251-2RHAR?
In the TPS65251-2RHAR, Buck 1 and Buck 2 operate 180° out-of-phase while Buck 2 and Buck 3 run in-phase. This interleaving reduces the RMS input ripple current by canceling harmonic components - verified in the device's functional description and typical application schematics. The result is up to 40% smaller required input capacitance and lower EMI filter cost compared to in-phase operation, directly improving system size and EMC compliance.
Can TPS65251-2RHAR support different output voltages on each buck channel?
Yes, the TPS65251-2RHAR supports independent output voltages per channel using external resistor dividers on FB1, FB2, and FB3 pins. Each feedback network references the internal 0.8 V precision bandgap, enabling outputs from 0.8 V to VIN−1 V. For example: Buck 1 can be set to 1.2 V (SoC core), Buck 2 to 1.8 V (memory), and Buck 3 to 3.3 V (I/O) - all simultaneously, with ±2% regulation accuracy across temperature and line conditions.
What is the maximum continuous current rating for each buck channel in TPS65251-2RHAR?
The TPS65251-2RHAR specifies 3 A continuous output current for Buck 1, and 2 A continuous output current for both Buck 2 and Buck 3 - confirmed in the "Features" section and Electrical Characteristics table. These ratings assume proper PCB layout, thermal management (RθJA = 32.7°C/W), and recommended external components (e.g., 4.7 µH inductors, 68 µF output capacitors). Peak current capability reaches 3.5 A (Buck 1) and 2.5 A (Buck 2/3) with appropriate RLIM resistor selection.
How is switching frequency configured on TPS65251-2RHAR - resistor or external clock?
The TPS65251-2RHAR supports both methods: switching frequency is set either by an external resistor from ROSC to GND (300 kHz–2.2 MHz range) or synchronized to an external clock applied to the SYNC pin (0.2–2.2 MHz range). When using SYNC, the external clock must exceed the internal oscillator frequency to ensure reliable locking; the SYNC pin is ignored during startup and only engages after PGOOD assertion. Both configurations maintain current-mode control stability and phase relationships.
TPS65251-2RHAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 3
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 17V
- Current - Output:
- 3A, 2A
- Frequency - Switching:
- 300kHz ~ 2.2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-VQFN (6x6)
TPS65251-2RHAR FAQ
1.How can I place an order for TPS65251-2RHAR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65251-2RHAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65251-2RHAR reliable?
The price and inventory of TPS65251-2RHAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65251-2RHAR is usually 5 days.
3.What payment methods are accepted for TPS65251-2RHAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65251-2RHAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65251-2RHAR?
TPS65251-2RHAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65251-2RHAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65251-2RHAR?
For technical support, including TPS65251-2RHAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65251-2RHAR requirements.
6.How does Aetrix verify that TPS65251-2RHAR is sourced from the original manufacturer or authorized distributors?
All TPS65251-2RHAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65251-2RHAR meets industry standards.
7.What is the process for return or replacement of TPS65251-2RHAR?
All TPS65251-2RHAR units undergo pre-shipment inspection (PSI). If there is an issue with TPS65251-2RHAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65251-2RHAR part is unused and in its original packaging.
Return procedure for TPS65251-2RHAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65251-2RHAR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

