My Inquiry
My Account
Texas Instruments TPS65265RHBT
- Part No.:
- TPS65265RHBT
- Manufacturer:
- Texas Instruments
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TPS65265RHBT.pdf
- Description:
- IC REG BUCK ADJ TRPL 32VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:690
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65265RHBT from Texas Instruments is a triple synchronous step-down DC/DC converter IC supporting 4.5 V to 17 V input, delivering independent 5-A, 3-A, and 2-A output currents per buck channel, with 0.6 V ±1.33% feedback reference and 120° out-of-phase switching-designed for power management in multi-rail consumer electronics such as DTV and home gateways.
For engineers reviewing the TPS65265RHBT datasheet, TPS65265RHBT pinout, TPS65265RHBT application, or TPS65265RHBT equivalent, this page delivers verified electrical specs, thermal performance data, sequencing behavior, PSM/FCCM mode selection logic, and real-world design implications of its 32-pin QFN (RHB) package and dedicated EN/COMP/PGOOD interface architecture.
Technical Context
The TPS65265RHBT implements constant-frequency peak-current-mode control across three independent buck regulators, each with dedicated enable, soft-start (2.4 ms fixed), loop compensation (COMP1–3), and feedback (FB1–3) pins. Its 250 kHz–2.3 MHz adjustable switching frequency supports optimization of efficiency, EMI, and passive size.
120° phase-shifted operation among Buck1–Buck3 reduces input ripple and capacitor stress; integrated bootstrap circuitry (BST1–3) enables high-side MOSFET drive without external charge pumps; PGOOD assertion requires all outputs within ±5% regulation and PG_DLY voltage >1.5 V after programmable delay.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 17 V - supports common intermediate bus rails (5 V, 9 V, 12 V, 15 V) without pre-regulation |
| Output Currents | 5 A / 3 A / 2 A - per-channel continuous capability enables single-chip supply for SoC + memory + I/O rails |
| Feedback Reference | 0.6 V ±1.33% - tight tolerance enables accurate low-voltage regulation (e.g., 1.2 V @ ±2% via resistor divider) |
| Switching Frequency | 250 kHz to 2.3 MHz - adjustable via ROSC pin resistor; higher frequencies reduce inductor/capacitor size but increase switching loss |
| Thermal Protection | 160 °C trip point with 20 °C hysteresis - automatic shutdown and restart prevents permanent junction damage under overload |
| Package | 32-pin QFN (RHB), 5 mm × 5 mm - thermally enhanced layout with exposed pad requiring PCB soldering for RθJB = 6.4 °C/W |
| Operating Junction Temp | –40 °C to +125 °C - qualified for industrial-temperature embedded applications including surveillance and networking equipment |
Pinout & Package
TPS65265RHBT uses a 32-pin thermally enhanced QFN (RHB) package with 5 mm × 5 mm body and exposed thermal pad. The pad must be soldered to PCB ground plane for optimal thermal performance (RθJB = 6.4 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN / PVIN1–3 | Independent input power supplies | Three separate input rails allow optimized source selection per buck (e.g., PVIN1 = 12 V for CPU core, PVIN2 = 5 V for I/O) |
| LX1–3 | Switching node outputs | High-slew connections to external inductors; voltage swing ranges from diode-drop below GND to respective PVIN |
| FB1–3 | Feedback sensing inputs | Kelvin-connected to output resistive dividers; enable precise regulation despite PCB trace resistance |
| EN1–3 | Individual enable controls | Float-to-enable logic with internal 2.9 µA pullup; UVLO threshold adjustable via external resistor divider |
| COMP1–3 | Error amplifier compensation | Connect RC network to stabilize loop response in peak-current-mode control; critical for transient performance |
| PGOOD | Open-drain power-good indicator | Asserts high only when all three outputs are within ±5% regulation and PG_DLY > 1.5 V; requires external pullup (10–100 kΩ) |
| MODE | Sequencing control | Enables automatic power-up/down sequence (when tied HIGH/GND) or independent control (when floating) |
| PSM | Operating mode select | Float or HIGH → Pulse Skipping Mode (high light-load efficiency); GND → Forced Continuous Conduction Mode (low noise) |
| ROSC | Oscillator frequency set | Resistor to GND sets switching frequency; 82.5 kΩ yields 610 kHz typical |
| SEQ_DLY / PG_DLY | Programmable timing delays | Capacitors to GND set inter-buck sequencing interval (SEQ_DLY) and PGOOD assertion delay (PG_DLY) |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent buck regulation | Enables single-package power delivery for complex SoC systems with distinct voltage and current requirements per rail |
| 120° phase-shifted switching | Reduces RMS input current ripple by ~58% vs. in-phase operation, lowering required input capacitance and EMI filter size |
| Dedicated EN/COMP/FB per channel | Allows full customization of startup timing, loop stability, and output voltage without cross-channel interaction |
| Integrated bootstrap circuitry | Eliminates need for external charge pumps; BST–LX capacitors (47 nF recommended) simplify layout and improve reliability |
| Adjustable PGOOD delay & sequencing | SEQ_DLY and PG_DLY pins support safe power-up into pre-biased loads and system-level reset coordination |
| PSM/FCCM dual-mode operation | PSM maximizes light-load efficiency (>80% at 10 mA); FCCM ensures consistent switching frequency for predictable EMI and transient response |
Applications
| DTV Power Management | Home Gateway SoC Supply |
|---|---|
Use Scenario: Powering main processor, DDR memory, and peripheral I/O in digital television platforms. IC Role / Device Role / Timing Role: Triple buck regulator providing 1.2 V/5 A (core), 1.5 V/3 A (memory), and 3.3 V/2 A (I/O) with synchronized 120° phase shift. Use Value: Reduces input capacitor count by 40% versus discrete solutions while maintaining <±2% load regulation across 0–5 A range. |
Use Scenario: Supplying multi-core ARM SoC, Wi-Fi/BT radio, and Ethernet PHY in residential broadband gateways. IC Role / Device Role / Timing Role: Centralized PMIC managing power sequencing, PGOOD coordination, and dynamic voltage scaling readiness. Use Value: SEQ_DLY-programmed staggered startup prevents inrush current spikes during cold boot, meeting EN 61000-3-2 Class A limits. |
| Surveillance Camera System | OTT Set-Top Box |
Use Scenario: Delivering stable rails to image sensor, ISP, and video encoder under wide ambient temperature (–40 °C to +85 °C). IC Role / Device Role / Timing Role: High-reliability triple buck with thermal shutdown (160 °C) and robust UVLO hysteresis (600 mV) for outdoor deployment. Use Value: Maintains 0.6 V reference stability within ±1.5 mV over temperature, ensuring <±1.2% output accuracy without calibration. |
Use Scenario: Supporting HDMI, audio DAC, and application processor in streaming media devices with strict standby power targets. IC Role / Device Role / Timing Role: PSM-mode operation achieves <12 µA shutdown current and >85% efficiency at 20 mA load for always-on features. Use Value: Eliminates need for external LDOs or sequencers, reducing BOM count by 7 components and PCB area by 28 mm². |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65261RSLR | 3-A/2-A/2-A outputs; includes open-drain RESET signal for input power failure monitoring | Lacks programmable sequencing delay and PGOOD delay; fixed 1.2-V reference | Select when input power fail detection is prioritized over flexible sequencing control |
| TPS65263RSLR | 3-A/2-A/2-A outputs; adds I²C interface for dynamic voltage scaling and telemetry | Requires MCU firmware integration; larger 40-pin QFN package; higher quiescent current (15 µA) | Select when real-time rail adjustment or telemetry (e.g., current monitoring) is required |
Compared with TPS65265RHBT, TPS65261RSLR offers simpler fault reporting but no SEQ_DLY/PG_DLY tuning, while TPS65263RSLR enables software-controlled DVS at the cost of layout complexity and firmware dependency-TPS65265RHBT balances analog flexibility, thermal performance, and minimal system integration effort.
Availability
TPS65265RHBT is available at Aetrix Electronics and suitable for DTV, home gateway, and surveillance applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TPS65265RHBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design and manufacturing.
The TPS65265RHBT belongs to TI's high-efficiency multi-output DC/DC converter product line, engineered specifically for compact, thermally constrained consumer electronics requiring precise multi-rail sequencing and low-noise operation.
FAQ
What is the maximum supported input voltage for the TPS65265RHBT?
The TPS65265RHBT supports an absolute maximum input voltage of 20 V on PVIN pins, with recommended operating range from 4.5 V to 17 V. Exceeding 17 V continuously risks violating recommended conditions, though short transients up to 19 V (<10 ns) are tolerated per datasheet Section 7.1.
How does the TPS65265RHBT handle power sequencing between its three buck channels?
The TPS65265RHBT supports both independent and automatic sequencing. When MODE pin is floating, EN1–3 control each buck separately. When MODE is HIGH or GND, automatic sequencing activates-delay intervals between channel startups are set by capacitor on SEQ_DLY pin, with six configurable combinations defined in the datasheet.
Can the TPS65265RHBT operate into a pre-biased output load?
Yes, the TPS65265RHBT is designed for monotonic startup into pre-biased loads. Its peak-current-mode control and dedicated soft-start circuit (2.4 ms fixed) prevent reverse current flow and ensure controlled voltage ramp-up even when output capacitors are initially charged.
What thermal performance can be expected from the TPS65265RHBT in a standard 4-layer PCB layout?
In a typical 4-layer board with 1-in² 2-oz copper thermal pad connection, the TPS65265RHBT achieves RθJB = 6.4 °C/W. At full 5-A/3-A/2-A load with 12-V input, junction temperature rise is ~45 °C above ambient-well within the 125 °C max operating limit, assuming ≤85 °C ambient.
How is PGOOD assertion delayed in the TPS65265RHBT?
PGOOD assertion delay is controlled by the PG_DLY pin: an internal 3-µA pullup current charges an external capacitor to 1.5 V threshold. Delay time = C × 1.5 V / 3 µA (e.g., 100 nF yields 50 µs). PGOOD remains low until all three FB voltages are within 95–105% of 0.6 V and PG_DLY reaches threshold.
TPS65265RHBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 3
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 17V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 17V
- Current - Output:
- 5A, 3A, 2A
- Frequency - Switching:
- 250kHz ~ 2.3MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (5x5)
TPS65265RHBT FAQ
1.How can I place an order for TPS65265RHBT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65265RHBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65265RHBT reliable?
The price and inventory of TPS65265RHBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65265RHBT is usually 5 days.
3.What payment methods are accepted for TPS65265RHBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65265RHBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65265RHBT?
TPS65265RHBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65265RHBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65265RHBT?
For technical support, including TPS65265RHBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65265RHBT requirements.
6.How does Aetrix verify that TPS65265RHBT is sourced from the original manufacturer or authorized distributors?
All TPS65265RHBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65265RHBT meets industry standards.
7.What is the process for return or replacement of TPS65265RHBT?
All TPS65265RHBT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65265RHBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65265RHBT part is unused and in its original packaging.
Return procedure for TPS65265RHBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65265RHBT Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
