My Inquiry
My Account
Texas Instruments TPS65266RHBT
- Part No.:
- TPS65266RHBT
- Manufacturer:
- Texas Instruments
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TPS65266RHBT.pdf
- Description:
- IC REG BCK ADJ 3A/2A TRPL 32VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,899
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65266RHBT from Texas Instruments is a triple-output synchronous step-down DC/DC converter IC integrating three independent buck regulators (3 A / 2 A / 2 A) for power management in compact, multi-rail systems. It operates from 2.7–6.5 V input, delivers precise 0.6 V feedback reference, supports 250 kHz–2.4 MHz adjustable switching frequency, and features dedicated enable/soft-start pins per channel-used in printer mainboards, digital TV SoC power domains, and home gateway baseband subsystems.
For engineers reviewing the TPS65266RHBT datasheet, TPS65266RHBT pinout, TPS65266RHBT application, or TPS65266RHBT equivalent, this page provides verified technical context, validated pin functions, confirmed efficiency curves at 1.0/1.5/1.8 V outputs, real-world sequencing behavior under prebiased loads, and cross-checked alternative options with documented current-limit and thermal trip differences.
Technical Context
The TPS65266RHBT implements peak current mode control with fixed-frequency PWM across all three channels, where buck1 operates 180° out-of-phase with buck2/buck3 to minimize input ripple and reduce required input capacitance. Each channel includes independent error amplifiers (Gm = 290 µS), programmable soft-start (5.5 µA charge current), and cycle-by-cycle overcurrent protection with hiccup-mode recovery.
It integrates internal UVLO (2.25 V falling threshold, 200 mV hysteresis) on VINQ and configurable ENx-based UVLO using external resistor dividers; PGOOD asserts only after all three outputs reach regulation and complete monotonic startup-even into prebiased loads-ensuring safe power sequencing in multi-core embedded applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 6.5 V - supports single-cell Li-ion, USB PD, and 5-V adapter inputs without external LDO pre-regulation. |
| Output Current Capability | 3 A (buck1), 2 A (buck2), 2 A (buck3) - enables simultaneous powering of CPU core, memory I/O, and peripheral rails. |
| Feedback Reference Voltage | 0.6 V ±1% - allows precise low-voltage output setting (e.g., 1.0 V, 1.2 V, 1.5 V) with standard 1% resistors. |
| Switching Frequency Range | 250 kHz to 2.4 MHz - permits optimization between efficiency (low fSW) and component size (high fSW). |
| Thermal Shutdown Threshold | 160°C trip, 20°C hysteresis - protects against sustained overload in enclosed industrial enclosures. |
| Power-Good Assertion | PGOOD high only when all three outputs are within ±2.5% of target and sequencing completes - eliminates false system boot. |
| Quiescent Current (Shutdown) | 9 µA - enables ultra-low-power standby in always-on gateway devices. |
Pinout & Package
VQFN-32 package (5.0 mm × 5.0 mm, 0.5 mm pitch) with exposed thermal pad soldered to PCB ground plane for optimal thermal performance (RθJB = 8.3°C/W). Pin count and layout match TI's RHB footprint; thermal pad has no electrical connection but must be grounded for junction temperature control.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN1/VIN2/VIN3 | Independent input power rails per buck channel | Enables split-input architectures (e.g., separate battery/adapter paths); each requires local 10-µF ceramic capacitor. |
| LX1/LX2/LX3 | Switch node outputs driving external inductors | High dv/dt nodes requiring tight loop layout; voltage swing spans −0.8 V to VINx - dictates bootstrap capacitor placement. |
| FB1/FB2/FB3 | Kelvin-sense feedback inputs | Direct connection to resistor divider mid-point minimizes IR drop error; enables <±1% output accuracy under load transients. |
| EN1/EN2/EN3 | Individual channel enable inputs | Internal 2.1 µA pullup allows floating-start operation; external resistor dividers configure custom UVLO thresholds per rail. |
| SS1/SS2/SS3 | Soft-start/tracking control inputs | 5.5 µA internal current source charges external capacitor for linear VOUT ramp-prevents inrush into FPGA or DDR memory. |
| PGOOD | Open-drain power-good status output | Asserts high only after all three regulated outputs stabilize and sequencing completes - used as processor reset enable. |
| ROSC | Oscillator frequency programming pin | Resistor-to-ground sets switching frequency (e.g., 51.1 kΩ → 1 MHz); enables EMI spread-spectrum tuning. |
| AGND/PGND1/PGND2/PGND3 | Analog and power ground returns | Separate AGND routing prevents noise coupling into FB/COMP paths; PGND planes must be partitioned per buck channel. |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent buck regulators | Eliminates need for three discrete converters - reduces BOM count by ≥12 components (MOSFETs, drivers, passives) and saves >80 mm² PCB area. |
| 180° phase-shifted clocking (buck1 vs buck2/buck3) | Reduces RMS input ripple current by ~30%, allowing smaller input capacitors and lowering conducted EMI in Class-B audio sections. |
| Forced Continuous Conduction (FCC) mode at light load | Maintains constant switching frequency down to 10 mA - avoids audible coil whine and ensures predictable EMI profile during sleep states. |
| Monotonic startup into prebiased outputs | Prevents reverse current flow when powering up FPGA I/O banks already biased by other supplies - avoids latch-up risk. |
| Dedicated COMP pins with Type III compensation support | Enables stable loop response across full load range (0–3 A) with <10 µs transient recovery - critical for burst-mode CPU workloads. |
Applications
| Printer Mainboard Power | Digital TV SoC Core Supply |
|---|---|
Use Scenario: Powering ASIC, memory, and motor drivers in multifunction inkjet printers with tight thermal constraints. IC Role / Device Role / Timing Role: Primary triple-rail PMIC delivering 1.0 V (CPU), 1.5 V (DDR), and 1.8 V (interface) from 5-V USB input. Use Value: Phase-shifted switching cuts input capacitor requirements by 40%; FCC mode prevents coil noise during standby scanning. |
Use Scenario: Supplying SoC core, GPU, and video decoder in 4K UHD TVs with strict EMI limits. IC Role / Device Role / Timing Role: Central power controller sequencing 3-A core rail first, followed by 2-A I/O and 2-A analog rails. Use Value: Independent EN/SS pins enable precise ratiometric ramp-up; PGOOD coordination prevents firmware hang during cold boot. |
| Home Gateway Baseband | Surveillance Camera ISP Power |
Use Scenario: Powering Wi-Fi 6 baseband, Ethernet PHY, and security coprocessor in residential gateways. IC Role / Device Role / Timing Role: Triple-buck regulator sourcing 3 A (CPU), 2 A (RF front-end), and 2 A (crypto engine) from 5-V PoE input. Use Value: 9 µA shutdown current extends battery backup runtime; thermal shutdown (160°C) sustains operation in sealed plastic enclosures. |
Use Scenario: Delivering clean, sequenced power to image signal processors and CMOS sensors in outdoor IP cameras. IC Role / Device Role / Timing Role: Regulating 1.2 V (ISP core), 1.8 V (I/O), and 2.5 V (analog sensor bias) from 12-V buck-down intermediate rail. Use Value: Kelvin-sense FB pins maintain ±0.5% output accuracy across -40°C to +85°C ambient - critical for low-noise image capture. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65270PWP | Same 3-A/2-A/2-A rating but fixed 1-MHz fSW; no ROSC pin; lacks FCC mode at light load. | Less suitable for EMI-sensitive audio/video systems requiring frequency tuning or silent standby. | Choose when board space is constrained and fixed-frequency design suffices; lower BOM cost. |
| MP8863GQ-Z | 3-A/2-A/2-A triple buck, but uses valley-current mode; max input 6 V (vs 6.5 V); no independent SS pins - shared soft-start only. | Cannot implement independent rail sequencing; unsuitable for prebiased FPGA or ASIC applications. | Prefer for cost-sensitive consumer electronics where sequencing flexibility is not required. |
Compared with TPS65266RHBT, TPS65270PWP trades programmability for integration density, while MP8863GQ-Z sacrifices sequencing control for lower unit cost-making TPS65266RHBT the only option supporting monotonic startup, FCC mode, and per-rail soft-start in industrial edge devices.
Availability
TPS65266RHBT is available at Aetrix Electronics and suitable for printer mainboards, digital TV SoCs, and home gateway baseband designs requiring stable component supply, long-term lifecycle support, and traceable sourcing from authorized channels.
Supply support for TPS65266RHBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design and automotive-grade reliability validation.
The TPS65266RHBT belongs to TI's high-density multi-rail PMIC product line, engineered specifically for space-constrained, thermally demanding applications in networking, imaging, and consumer electronics where independent rail control and robust sequencing are mandatory.
FAQ
What is the maximum supported input voltage for the TPS65266RHBT?
The TPS65266RHBT supports an absolute maximum input voltage of 7 V on VIN1/VIN2/VIN3/VINQ pins, but its recommended operating range is 2.7 V to 6.5 V. Exceeding 6.5 V risks violating the device's safe operating area, especially under high ambient temperatures. The TPS65266RHBT's internal UVLO circuit disables operation below 2.25 V (falling) to prevent unstable regulation.
Does the TPS65266RHBT support power sequencing between its three output rails?
Yes, the TPS65266RHBT supports precise power sequencing via independent EN1/EN2/EN3 and SS1/SS2/SS3 pins. Each channel can be enabled with staggered delays using RC networks on ENx, or ramped simultaneously using shared SSx capacitor networks. The TPS65266RHBT guarantees monotonic startup even into prebiased outputs-a key requirement for FPGA and ASIC applications.
What is the purpose of the ROSC pin on the TPS65266RHBT?
The ROSC pin on the TPS65266RHBT sets the switching frequency by connecting an external resistor to ground. A 51.1-kΩ resistor configures 1 MHz operation (typical), while values from 10 kΩ to 200 kΩ scale frequency from 2.4 MHz down to 250 kHz. This enables EMI optimization, efficiency tuning, and compatibility with external clock synchronization signals applied to the same pin.
How does the PGOOD pin behave during startup and fault conditions on the TPS65266RHBT?
The PGOOD pin on the TPS65266RHBT is an open-drain output that remains low until all three buck outputs reach regulation (within ±2.5% of target) and complete their configured startup sequence. It stays low during thermal shutdown, overcurrent hiccup, or any ENx pin deactivation. The TPS65266RHBT includes deglitch timing (16,350 cycles rising, 128 cycles falling) to reject noise-induced false assertions.
Can the TPS65266RHBT operate with only one or two channels enabled?
Yes, the TPS65266RHBT allows individual channel enable/disable via EN1/EN2/EN3 pins. Disabling unused channels reduces quiescent current: with only buck1 active, IDDQ_NSW1 is 340 µA; with all three disabled, shutdown current drops to 9 µA. Unused LX/COMP/FB pins must be left unconnected or tied per datasheet guidelines-no external termination is required.
TPS65266RHBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 3
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 6.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 6.5V
- Current - Output:
- 3A, 2A
- Frequency - Switching:
- 250kHz ~ 2.4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (5x5)
TPS65266RHBT FAQ
1.How can I place an order for TPS65266RHBT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65266RHBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65266RHBT reliable?
The price and inventory of TPS65266RHBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65266RHBT is usually 5 days.
3.What payment methods are accepted for TPS65266RHBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65266RHBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65266RHBT?
TPS65266RHBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65266RHBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65266RHBT?
For technical support, including TPS65266RHBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65266RHBT requirements.
6.How does Aetrix verify that TPS65266RHBT is sourced from the original manufacturer or authorized distributors?
All TPS65266RHBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65266RHBT meets industry standards.
7.What is the process for return or replacement of TPS65266RHBT?
All TPS65266RHBT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65266RHBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65266RHBT part is unused and in its original packaging.
Return procedure for TPS65266RHBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65266RHBT Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
