My Inquiry
My Account
Texas Instruments TPS65279DAP
- Part No.:
- TPS65279DAP
- Manufacturer:
- Texas Instruments
- Package:
- 32-PowerTSSOP (0.240", 6.10mm Width)
- Datasheet:
-
TPS65279DAP.pdf
- Description:
- IC REG BUCK ADJ 5A DL 32HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,995
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65279DAP from Texas Instruments is a monolithic dual synchronous step-down DC/DC converter with integrated 5-A/5-A N-channel MOSFETs, operating from 4.5 V to 18 V input and delivering up to 10 A total output current in current-sharing mode. It features peak current-mode control, 180° out-of-phase operation, programmable switching frequency (200 kHz–1.6 MHz), and dedicated enable/soft-start pins per channel - used in telecom power supplies, point-of-load regulation for FPGAs, and industrial embedded systems.
For engineers reviewing the TPS65279DAP datasheet, TPS65279DAP pinout, TPS65279DAP application, or TPS65279DAP equivalent, this page delivers verified electrical parameters, thermal performance data, current-sharing configuration details, and real-world sequencing and protection behavior - all specific to the 32-pin HTSSOP (DAP) package variant.
Technical Context
The TPS65279DAP implements constant-frequency peak current-mode control with independent error amplifiers (COMP1/COMP2), external frequency programming via ROSC, and internal PLL-based synchronization capability. Its dual buck architecture supports both independent operation and parallel current-sharing mode via ISHARE pin assertion.
Each channel includes dedicated soft-start (SS1/SS2), feedback (FB1/FB2), current limit setting (RLIM1/RLIM2), bootstrap (BST1/BST2), and power-good (PGOOD1/PGOOD2) functions. Thermal shutdown (160°C trip, 20°C hysteresis) and cycle-by-cycle overcurrent protection with hiccup mode (512-cycle wait, 16384-cycle restart) ensure robust fault handling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 18 V - supports 5 V, 9 V, 12 V, and 15 V intermediate bus rails without external pre-regulation. |
| Max Output Current (per Buck) | 5 A continuous - enables high-density dual-rail POL designs for SoCs and FPGAs. |
| Switching Frequency Range | 200 kHz to 1.6 MHz - adjustable via ROSC resistor or external clock sync for EMI optimization and component size trade-offs. |
| Feedback Reference Voltage | 0.6 V ±1% - sets precise output voltage with standard resistor dividers; enables 0.6 V to 9 V programmable outputs. |
| Thermal Shutdown Threshold | 160°C junction temperature - protects against sustained overload or poor PCB thermal design; 20°C hysteresis prevents oscillation. |
| Efficiency (Typical) | Up to 95% at 4.5 A, 3.3 V out / 12 V in - achieved via low RDS(on) (31 mΩ HS / 23 mΩ LS) and optimized gate drive. |
| Current Sharing Support | Yes, via ISHARE pin - enables 10 A single-rail output with reduced ripple and input capacitor stress using two phases. |
Pinout & Package
TPS65279DAP is housed in a 32-pin thermally enhanced HTSSOP (DAP) package measuring 6.20 mm × 11.00 mm with exposed thermal pad soldered to PGND for optimal heat dissipation (RθJA = 35°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN1, EN2 | Enable inputs | Independent on/off control per buck; internal pullup allows floating start; UVLO settable with external resistors. |
| FB1, FB2 | Feedback sensing | Connects to resistor divider; 0.6 V reference enables accurate output regulation across load/line variations. |
| ISHARE | Current sharing control | Tie high to parallel Buck1 and Buck2 for 10 A output; tie low for independent operation. |
| ROSC | Oscillator frequency control | Resistor-to-GND sets frequency (200 kHz–1.6 MHz); accepts external clock for system-level sync. |
| SS1, SS2 | Soft-start/tracking | Capacitor-controlled ramp limits inrush; supports power sequencing and monotonic startup into pre-biased loads. |
| PGOOD1, PGOOD2 | Power-good status | Open-drain outputs indicate ±7.5% output tolerance window; require 100 kΩ pull-up for system monitoring. |
| BST1, BST2 | Bootstrap supply | Capacitors between BSTx and LXx provide gate drive voltage for high-side MOSFETs; monitored by BOOT-LX UVLO. |
| LX1, LX2 | Switching nodes | High-current paths connecting internal MOSFETs to external inductors; layout critical for EMI and efficiency. |
| PGND1, PGND2 | Power ground returns | Separate ground pins per buck minimize noise coupling; must connect input capacitors directly to respective PGND. |
| V7V | Internal LDO output | 6.3 V regulated supply for gate drivers and control logic; decoupled with ≥1 µF ceramic capacitor to PGND. |
Key Features
| Feature | Design Value |
|---|---|
| 180° out-of-phase operation | Reduces input ripple current by ~70%, allowing smaller input capacitance and lower EMI filter cost. |
| Pulse skipping mode (PSM) | Enables >85% efficiency at 10 mA load via MODE pin configuration - critical for standby power in telecom systems. |
| Dedicated soft-start per channel | SS1/SS2 pins support independent ramp timing and voltage tracking for safe FPGA/CPU core sequencing. |
| Integrated boot recharge circuit | Eliminates need for external diode; supports 100% duty cycle operation as long as BOOT-LX > 2.1 V. |
| Cycle-by-cycle overcurrent protection | Detects peak inductor current in real time; triggers hiccup mode after 512 cycles to limit MOSFET power dissipation. |
Applications
| Telecom Point-of-Load | Industrial FPGA Power |
|---|---|
Use Scenario: Dual-rail power delivery for Xilinx Artix-7 FPGA requiring 1.0 V core and 3.3 V I/O rails from a 12 V backplane. IC Role / Device Role / Timing Role: Dual synchronous buck regulator providing isolated, sequenced, and current-limited outputs with PGOOD signaling. Use Value: Eliminates need for two discrete converters; 180° phase shift reduces input capacitor count by 40% versus in-phase design. |
Use Scenario: High-efficiency 5-A/5-A supply for Intel Cyclone V SoC in programmable logic controller (PLC) with thermal constraints. IC Role / Device Role / Timing Role: Monolithic dual buck managing core (1.1 V) and DDR3 (1.5 V) rails with independent soft-start and thermal shutdown. Use Value: Integrated MOSFETs and current sharing reduce board area by 35% vs discrete solutions; RθJB = 19°C/W ensures stable operation at 70°C ambient. |
| Set-Top Box Power | Network Switch ASIC Supply |
Use Scenario: Compact 24 W dual-output supply for Broadcom BCM7271 SoC in HD cable box with strict standby power budget. IC Role / Device Role / Timing Role: Primary DC/DC converter enabling forced PWM or auto PSM-PWM mode selection via MODE pin. Use Value: Achieves <15 mW no-load power via PSM mode - meets Energy Star Tier 2 requirements without auxiliary controllers. |
Use Scenario: 10-A single-rail supply for Marvell 88E6393X switch ASIC requiring tight voltage tolerance and fast transient response. IC Role / Device Role / Timing Role: Current-shared dual-buck configured via ISHARE pin to deliver 10 A at 1.2 V with <±1% regulation. Use Value: Two-phase operation cuts output voltage ripple by 50% vs single-phase 10-A design; improves signal integrity for high-speed SerDes lanes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ4420AGL-Z (Monolithic Power Systems) | 4.5–36 V input, 2×2 A max, 16-pin QFN; no current sharing, no ISHARE pin, fixed 500 kHz fSW. | Suitable only for lower-current dual-rail apps (<2 A/channel); lacks phase interleaving and PSM mode. | Choose when board space is critical and current demand ≤2 A per rail; not suitable for TPS65279DAP's 5-A/5-A or 10-A shared use cases. |
| RTQ2132B-QT (Richtek) | 4.5–18 V input, 2×3 A max, 20-pin WQFN; supports current sharing but requires external current-sense resistor and op-amp. | Requires additional components for 10-A operation; no integrated V7V LDO or MODE-selectable PSM. | Select if automotive AEC-Q200 qualification is required; otherwise, TPS65279DAP offers higher integration and simpler current-sharing implementation. |
Compared with MPQ4420AGL-Z and RTQ2132B-QT, the TPS65279DAP uniquely integrates 5-A MOSFETs per channel, native current sharing via ISHARE, programmable PSM/PWM mode, and a dedicated 6.3-V V7V LDO - enabling compact, high-efficiency, and thermally robust dual-rail designs without external support circuitry.
Availability
TPS65279DAP is available at Aetrix Electronics and suitable for telecom infrastructure, industrial FPGA power, and network switch ASIC applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPS65279DAP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power conversion solutions.
The TPS65279 product line was designed specifically for high-current, dual-output point-of-load applications in telecom, networking, and industrial equipment - emphasizing integration, thermal performance, and flexible control architecture.
FAQ
What is the maximum continuous output current per channel for the TPS65279DAP?
The TPS65279DAP delivers up to 5 A continuous output current per buck channel under recommended operating conditions (TJ ≤ 125°C, proper PCB thermal design). In current-sharing mode with ISHARE tied high, it supports up to 10 A total output from a single rail - confirmed by TI's SLVSC85C datasheet Section 7.3 and Figure 1–6 efficiency curves.
How does the ISHARE pin configure current sharing on the TPS65279DAP?
The ISHARE pin on the TPS65279DAP enables dual-buck current sharing when driven high (typically to V7V or VIN), causing Buck1 to act as master and Buck2 as slave for synchronized 10-A operation. When ISHARE is low or floating, the channels operate independently - as specified in Pin Functions Table (Section 6) and Current Sharing Operation (Section 8.4) of the TPS65279DAP datasheet.
Can the TPS65279DAP operate in pulse-skipping mode (PSM), and how is it enabled?
Yes, the TPS65279DAP supports pulse-skipping mode for high light-load efficiency. PSM is enabled by connecting the MODE pin to V7V (≈6.3 V); forced PWM mode results when MODE is grounded. This configuration is validated in Section 5 (Description) and Section 8.3.2 of the TPS65279DAP datasheet, with efficiency curves (Figures 2, 4, 6, 8) confirming >85% efficiency at 10 mA load in PSM.
What is the purpose of the V7V pin on the TPS65279DAP, and what voltage does it regulate to?
The V7V pin on the TPS65279DAP is an internal low-dropout linear regulator output that supplies 6.3 V (typical) to power gate drivers and control circuitry. It must be decoupled with ≥1 µF ceramic capacitor to PGND. If VIN falls below 6.3 V, V7V tracks VIN - as defined in Pin Functions (Section 6) and Electrical Characteristics (Section 7.5) of the TPS65279DAP datasheet.
Does the TPS65279DAP support external clock synchronization, and how is it implemented?
Yes, the TPS65279DAP supports external clock synchronization via the ROSC pin. Applying a square-wave clock (200 kHz–1.6 MHz, 20–80% duty, >2 V high / <0.8 V low) to ROSC engages the internal PLL, locking switching edges to the falling edge of the external clock - overriding resistor-based frequency setting. This is detailed in Section 8.3.2.1 and Figure 17 of the TPS65279DAP datasheet.
TPS65279DAP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-PowerTSSOP (0.240", 6.10mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 15V
- Current - Output:
- 5A
- Frequency - Switching:
- 200kHz ~ 1.6MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-HTSSOP
TPS65279DAP FAQ
1.How can I place an order for TPS65279DAP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65279DAP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65279DAP reliable?
The price and inventory of TPS65279DAP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65279DAP is usually 5 days.
3.What payment methods are accepted for TPS65279DAP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65279DAP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65279DAP?
TPS65279DAP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65279DAP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65279DAP?
For technical support, including TPS65279DAP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65279DAP requirements.
6.How does Aetrix verify that TPS65279DAP is sourced from the original manufacturer or authorized distributors?
All TPS65279DAP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65279DAP meets industry standards.
7.What is the process for return or replacement of TPS65279DAP?
All TPS65279DAP units undergo pre-shipment inspection (PSI). If there is an issue with TPS65279DAP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65279DAP part is unused and in its original packaging.
Return procedure for TPS65279DAP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65279DAP Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
