My Inquiry
My Account
Texas Instruments TPS65279DAPR
- Part No.:
- TPS65279DAPR
- Manufacturer:
- Texas Instruments
- Package:
- 32-PowerTSSOP (0.240", 6.10mm Width)
- Datasheet:
-
TPS65279DAPR.pdf
- Description:
- IC REG BUCK ADJ 5A DL 32HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,818
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65279DAPR from Texas Instruments is a dual-channel synchronous step-down DC/DC converter IC with integrated 5-A N-channel MOSFETs per channel, operating from 4.5 V to 18 V input, delivering up to 5 A per output with 0.6 V ±1% feedback reference and 200 kHz–1.6 MHz programmable switching frequency. It supports current sharing (up to 10 A), 180° out-of-phase operation, and pulse-skipping mode for light-load efficiency in telecom and point-of-load power systems.
For engineers reviewing the TPS65279DAPR datasheet, TPS65279DAPR pinout, TPS65279DAPR application, or TPS65279DAPR equivalent, key selection considerations include its HTSSOP-32 thermally enhanced package, independent enable/soft-start pins per buck, ISHARE-controlled current sharing, and peak-current-mode control with cycle-by-cycle overcurrent protection.
Technical Context
The TPS65279DAPR implements constant-frequency peak-current-mode control with external ROSC resistor programming (200 kHz–1.6 MHz) and optional PLL-based synchronization to an external clock. Its dual-buck architecture supports both independent operation and parallel current-sharing mode via the ISHARE pin, enabling 10-A combined output with reduced input ripple through 180° phase shift.
Each channel features dedicated FB, COMP, SS, RLIM, BST, LX, and PGND pins, with internal 6.3-V V7V LDO biasing gate drivers and providing 31 mΩ high-side / 23 mΩ low-side MOSFET on-resistance at nominal conditions. Protection includes hiccup-mode overcurrent (512-cycle wait, 16384-cycle restart), thermal shutdown (160°C trip, 20°C hysteresis), and BOOT-LX UVLO (2.1 V threshold).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 18 V - supports 5-, 9-, 12-, and 15-V intermediate bus rails without external pre-regulation. |
| Output Current (per Buck) | Up to 5 A continuous - enables high-density point-of-load conversion for FPGA, ASIC, and SoC core supplies. |
| Feedback Reference Voltage | 0.6 V ±1% - sets precise output regulation down to 0.6 V, compatible with modern low-voltage logic rails. |
| Switching Frequency Range | 200 kHz to 1.6 MHz - adjustable via ROSC resistor or external clock sync, balancing efficiency vs. size of LC filter. |
| Thermal Shutdown Threshold | 160°C with 20°C hysteresis - ensures safe operation under sustained overload or poor PCB thermal design. |
| Current Sharing Support | Yes, via ISHARE pin - enables parallel operation of Buck1 and Buck2 for 10-A total output with shared current sensing. |
| Package Type | 32-pin HTSSOP (DAP) - thermally enhanced with exposed power pad for efficient heat dissipation in compact layouts. |
Pinout & Package
TPS65279DAPR is housed in a 32-pin thermally enhanced HTSSOP (DAP) package measuring 6.20 mm × 11.00 mm with an exposed thermal pad soldered to PGND for optimal thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN1 / EN2 | Enable control inputs | Independent digital enable for each buck; internal pull-up allows floating for auto-start; UVLO settable with external resistors. |
| FB1 / FB2 | Output voltage feedback inputs | Connect to resistor divider; 0.6 V reference enables precise regulation of VOUT1/VOUT2 from 0.6 V to 9 V. |
| ISHARE | Current sharing mode selector | Tie high to parallel Buck1/Buck2 for 10-A output; tie low for independent operation; controls COMP/SS pin behavior. |
| ROSC | Oscillator frequency control | Resistor-to-GND sets switching frequency (200 kHz–1.6 MHz); accepts external clock for system-level synchronization. |
| PGOOD1 / PGOOD2 | Open-drain power-good indicators | Assert high when respective output is within ±7.5% of target; requires 100-kΩ pull-up for proper logic-level signaling. |
| BST1 / BST2 | Bootstrap supply terminals | Connect ceramic capacitor between BSTx and LXx to generate gate drive voltage for high-side MOSFETs. |
| LX1 / LX2 | Switching node outputs | High-frequency AC nodes connecting to external inductors; require low-inductance layout and proximity to PGND. |
| PGND1 / PGND2 | Power ground returns | Dedicated ground paths for each buck's input capacitors and MOSFET sources; minimize loop area to reduce EMI. |
Key Features
| Feature | Design Value |
|---|---|
| 180° out-of-phase operation | Reduces RMS input current ripple by ~30%, allowing smaller input bulk capacitance and lower EMI filtering cost. |
| Pulse-skipping mode (PSM) | Enables >85% efficiency at 100 mA load (e.g., 0.8 V @ 12 V IN), extending battery life in standby or idle states. |
| Dedicated soft-start pins (SS1/SS2) | Supports controlled ramp-up, sequencing, and tracking across multiple rails using external RC networks or voltage dividers. |
| Integrated V7V 6.3-V LDO | Self-biases internal gate drivers and control circuitry; decoupled with ≥1 µF ceramic capacitor to ensure stable MOSFET conduction. |
| Cycle-by-cycle overcurrent protection | Detects peak inductor current exceeding ILIMIT (set via RLIM1/RLIM2); triggers hiccup mode after 512 cycles to limit thermal stress. |
Applications
| Telecom Point-of-Load | Set-Top Box Power Management |
|---|---|
Use Scenario: Dual-rail power delivery for SoC core (0.8 V) and I/O (3.3 V) in broadband gateway hardware. IC Role / Device Role / Timing Role: Primary dual-output DC/DC regulator managing transient response and rail sequencing during boot. Use Value: Independent soft-start (SS1/SS2) ensures core powers before I/O; 180° phasing cuts input capacitor count by 40%. |
Use Scenario: Compact 5-A/5-A power solution for media processor and DDR memory subsystem in consumer STB. IC Role / Device Role / Timing Role: Monolithic dual buck replacing discrete controllers + MOSFETs; supports current sharing for peak 8-A loads. Use Value: HTSSOP-32 footprint fits tight board space; PSM mode maintains >90% efficiency at 50 mA standby load. |
| Industrial Tablet PC | Network Switch ASIC Supply |
Use Scenario: High-reliability power for ARM-based tablet mainboard requiring 1.1 V core and 1.8 V GPU rails. IC Role / Device Role / Timing Role: Dual synchronous buck with thermal shutdown and overvoltage protection for fanless enclosure. Use Value: 160°C thermal trip with 20°C hysteresis prevents latch-up; V7V LDO eliminates need for external bias supply. |
Use Scenario: Dense 12-V input to 0.85 V/5-A core supply for multi-port Ethernet switch ASIC with strict ripple limits. IC Role / Device Role / Timing Role: High-efficiency, low-noise buck converter with programmable frequency to avoid sensitive PHY clock bands. Use Value: ROSC pin enables 625 kHz operation to balance efficiency and EMI; 31 mΩ HS FET minimizes conduction loss at full load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54560RGTT | Single-channel 5-A buck; no integrated current sharing or dual FB/COMP; 3.5–60 V input range. | Suitable only for single-rail designs; lacks ISHARE, PGOOD2, and phase-shift capability. | Select when only one high-current rail is needed and wide VIN (>18 V) is required. |
| MP2494DN-LF-Z | Single-channel 5-A buck; 4.5–18 V input; no V7V LDO, no PGOOD, no ROSC sync; QFN-16 package. | No dual-output or current sharing support; minimal feature set for cost-sensitive, non-critical applications. | Choose for simplified BOM where sequencing, monitoring, and thermal robustness are secondary. |
Compared with TPS54560RGTT and MP2494DN-LF-Z, the TPS65279DAPR uniquely delivers two independently controllable 5-A outputs with current sharing, 180° phasing, and integrated bias LDO-making it the only option for compact, high-performance dual-rail point-of-load systems requiring coordinated startup and fault management.
Availability
TPS65279DAPR is available at Aetrix Electronics and suitable for telecom infrastructure, industrial tablet PCs, and network switch ASIC power delivery requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPS65279DAPR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion and automotive-grade reliability.
The TPS65279 product line was designed specifically for high-current, dual-output point-of-load applications in space-constrained telecom, networking, and consumer electronics-emphasizing thermal efficiency, sequencing flexibility, and system-level noise reduction.
FAQ
What is the maximum continuous output current per channel for the TPS65279DAPR?
The TPS65279DAPR delivers up to 5 A continuous output current per buck channel under recommended operating conditions (TJ ≤ 125°C, adequate PCB copper, and proper thermal vias). When operated in current-sharing mode with ISHARE tied high, the combined output reaches 10 A with balanced load distribution between Buck1 and Buck2. Peak current capability is limited by ILIMIT1/ILIMIT2 settings via RLIM1/RLIM2 resistors.
How does the ISHARE pin affect the operation of the TPS65279DAPR?
The ISHARE pin configures the TPS65279DAPR for either independent dual-buck operation (ISHARE low) or current-sharing mode (ISHARE high). In current-sharing mode, Buck1 becomes the master and Buck2 slaves to it, enabling 10-A total output with automatic current balancing. This mode also reassigns COMP2 (float) and FB2 (grounded), and repurposes SS1 as the sole soft-start control.
Can the TPS65279DAPR operate with a 5-V input supply?
Yes, the TPS65279DAPR supports input voltages from 4.5 V to 18 V, making 5-V operation fully valid. At 5-V input, the device maintains regulation down to 0.6-V output with appropriate inductor and output capacitor selection. Efficiency remains high (>85%) across load range when configured for forced PWM or PSM mode, and V7V LDO output tracks closely to VIN if below 6.3 V.
What package type is used for the TPS65279DAPR, and why is thermal design critical?
The TPS65279DAPR uses a 32-pin HTSSOP (DAP) package with an exposed thermal pad. Thermal design is critical because the device integrates high-current MOSFETs (31 mΩ HS, 23 mΩ LS) that dissipate significant power at full load. The exposed pad must be soldered to a large PGND copper area with ≥6 thermal vias to achieve the specified RθJB of 19°C/W and prevent junction temperature exceedance beyond 125°C under continuous 5-A operation.
Does the TPS65279DAPR support power supply sequencing between its two outputs?
Yes, the TPS65279DAPR supports precise power supply sequencing via its dedicated SS1 and SS2 pins. Each pin accepts an external capacitor to program independent soft-start ramp times, or can be driven by a voltage divider or controller signal to enforce strict power-up order (e.g., VOUT1 before VOUT2). In current-sharing mode, SS1 serves as the master soft-start while SS2 is floated, preserving sequencing control for the combined output.
TPS65279DAPR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-PowerTSSOP (0.240", 6.10mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 15V
- Current - Output:
- 5A
- Frequency - Switching:
- 200kHz ~ 1.6MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-HTSSOP
TPS65279DAPR FAQ
1.How can I place an order for TPS65279DAPR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65279DAPR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65279DAPR reliable?
The price and inventory of TPS65279DAPR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65279DAPR is usually 5 days.
3.What payment methods are accepted for TPS65279DAPR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65279DAPR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65279DAPR?
TPS65279DAPR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65279DAPR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65279DAPR?
For technical support, including TPS65279DAPR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65279DAPR requirements.
6.How does Aetrix verify that TPS65279DAPR is sourced from the original manufacturer or authorized distributors?
All TPS65279DAPR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65279DAPR meets industry standards.
7.What is the process for return or replacement of TPS65279DAPR?
All TPS65279DAPR units undergo pre-shipment inspection (PSI). If there is an issue with TPS65279DAPR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65279DAPR part is unused and in its original packaging.
Return procedure for TPS65279DAPR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65279DAPR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
